CY7C1441KV33
Military Temperature, 36-Mbit (1M × 36)
Flow-Through SRAM
Military Temperature, 36-Mbit (1M
× 36) Flow-Through SRAM
Features
Functional Description
■ Supports 133 MHz bus operations
■ 1M × 36 common I/O
The CY7C1441KV33 is 3.3 V, 1M × 36 synchronous
flow-through SRAMs, respectively designed to interface with
high-speed microprocessors with minimum glue logic. Maximum
access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit
on-chip counter captures the first address in a burst and
increments the address automatically for the rest of the burst
access. All synchronous inputs are gated by registers controlled
■ 3.3 V core power supply
■ 2.5 V or 3.3 V I/O power supply
■ Fast clock-to-output times
❐ 6.5 ns (133 MHz version)
by
a
positive-edge-triggered Clock (CLK) input. The
synchronous inputs include all addresses, all data inputs,
address-pipelining Chip Enable (CE1), depth-expansion Chip
Enables (CE2 and CE3), Burst Control inputs (ADSC, ADSP, and
ADV), Write Enables (BWx, and BWE), and Global Write (GW).
Asynchronous inputs include the Output Enable (OE) and the ZZ
pin.
■ Provide high-performance 2-1-1-1 access rate
■ User-selectable burst counter supporting interleaved or linear
burst sequences
■ Separate processor and controller address strobes
■ Synchronous self-timed write
The CY7C1441KV33 allows either interleaved or linear burst
sequences, selected by the MODE input pin. A HIGH selects an
interleaved burst sequence, while a LOW selects a linear burst
sequence. Burst accesses can be initiated with the Processor
Address Strobe (ADSP) or the cache Controller Address Strobe
(ADSC) inputs. Address advancement is controlled by the
Address Advancement (ADV) input.
■ Asynchronous output enable
■ CY7C1441KV33 is available in JEDEC-standard 100-pin
TQFP and 165-ball FBGA Pb-free packages.
■ IEEE 1149.1 JTAG-Compatible Boundary Scan
■ “ZZ” Sleep Mode option
■ Available in Military Temperature Range
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or Address
Strobe Controller (ADSC) are active. Subsequent burst
addresses can be internally generated as controlled by the
Advance pin (ADV).
The CY7C1441KV33 operates from a +3.3 V core power supply
while all outputs may operate with either a +2.5 V or +3.3 V
supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Selection Guide
Description
Maximum access time
133 MHz
6.5
Unit
ns
Maximum operating current
× 36
180
mA
Cypress Semiconductor Corporation
Document Number: 002-12701 Rev. *A
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised February 7, 2018