5秒后页面跳转
CY7C1440AV25-250BZXI PDF预览

CY7C1440AV25-250BZXI

更新时间: 2024-12-01 05:19:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器时钟
页数 文件大小 规格书
32页 525K
描述
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM

CY7C1440AV25-250BZXI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:BGA
包装说明:15X17MM,1.40MMHEIGHT,LEADFREE,FBGA-165针数:165
Reach Compliance Code:compliantECCN代码:3A991.B.2.B
HTS代码:8542.32.00.41Factory Lead Time:1 week
风险等级:5.65Is Samacsys:N
最长访问时间:2.6 ns其他特性:PIPELINED ARCHITECTURE
最大时钟频率 (fCLK):250 MHzI/O 类型:COMMON
JESD-30 代码:R-PBGA-B165JESD-609代码:e1
长度:17 mm内存密度:37748736 bit
内存集成电路类型:CACHE SRAM内存宽度:36
湿度敏感等级:3功能数量:1
端子数量:165字数:1048576 words
字数代码:1000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:1MX36输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装等效代码:BGA165,11X15,40封装形状:RECTANGULAR
封装形式:GRID ARRAY, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):260电源:1.8/2.5,2.5 V
认证状态:Not Qualified座面最大高度:1.4 mm
最小待机电流:2.38 V子类别:SRAMs
最大压摆率:0.435 mA最大供电电压 (Vsup):2.625 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:20
宽度:15 mmBase Number Matches:1

CY7C1440AV25-250BZXI 数据手册

 浏览型号CY7C1440AV25-250BZXI的Datasheet PDF文件第2页浏览型号CY7C1440AV25-250BZXI的Datasheet PDF文件第3页浏览型号CY7C1440AV25-250BZXI的Datasheet PDF文件第4页浏览型号CY7C1440AV25-250BZXI的Datasheet PDF文件第5页浏览型号CY7C1440AV25-250BZXI的Datasheet PDF文件第6页浏览型号CY7C1440AV25-250BZXI的Datasheet PDF文件第7页 
CY7C1440AV25  
CY7C1442AV25  
CY7C1446AV25  
36-Mbit (1M x 36/2M x 18/512K x 72)  
Pipelined Sync SRAM  
Features  
Functional Description[1]  
• Supports bus operation up to 250 MHz  
The CY7C1440AV25/CY7C1442AV25/CY7C1446AV25 SRAM  
integrates 1M x 36/2M x 18/512K x 72 SRAM cells with  
advanced synchronous peripheral circuitry and a two-bit  
• Available speed grades are 250, 200 and 167 MHz  
• Registered inputs and outputs for pipelined operation  
• 2.5V core power supply  
counter for internal burst operation. All synchronous inputs are  
gated by registers controlled by a positive-edge-triggered  
Clock Input (CLK). The synchronous inputs include all  
addresses, all data inputs, address-pipelining Chip Enable  
(CE1), depth-expansion Chip Enables (CE2 and CE3), Burst  
Control inputs (ADSC, ADSP, and ADV), Write Enables (BWX,  
and BWE), and Global Write (GW). Asynchronous inputs  
include the Output Enable (OE) and the ZZ pin.  
• 2.5V/1.8V I/O powersupply  
• Fast clock-to-output times  
— 2.6 ns (for 250-MHz device)  
• Provide high-performance 3-1-1-1 access rate  
User-selectable burst counter supporting Intel®  
Addresses and chip enables are registered at rising edge of  
clock when either Address Strobe Processor (ADSP) or  
Address Strobe Controller (ADSC) are active. Subsequent  
burst addresses can be internally generated as controlled by  
the Advance pin (ADV).  
Pentium® interleaved or linear burst sequences  
• Separate processor and controller address strobes  
• Synchronous self-timed writes  
• Asynchronous output enable  
Address, data inputs, and write controls are registered on-chip  
to initiate a self-timed Write cycle.This part supports Byte Write  
operations (see Pin Descriptions and Truth Table for further  
details). Write cycles can be one to two or four bytes wide as  
controlled by the byte write control inputs. GW when active  
• Single-cycle Chip Deselect  
• CY7C1440AV25, CY7C1442AV25 available in  
JEDEC-standard lead-free 100-pin TQFP package,  
lead-free and non-lead-free 165-ball FBGA package.  
CY7C1446AV25availableinlead-freeandnon-lead-free  
209-ball FBGA package  
causes all bytes to be written.  
LOW  
The  
CY7C1440AV25/CY7C1442AV25/CY7C1446AV25  
operates from a +2.5V core power supply while all outputs  
may operate with a +2.5V/1.8V supply. All inputs and outputs  
are JEDEC-standard JESD8-5-compatible.  
• IEEE 1149.1 JTAG-Compatible Boundary Scan  
• “ZZ” Sleep Mode Option  
Selection Guide  
250 MHz  
2.6  
200 MHz  
3.2  
167 MHz  
3.4  
Unit  
ns  
Maximum Access Time  
Maximum Operating Current  
435  
385  
335  
mA  
mA  
Maximum CMOS Standby Current  
120  
120  
120  
Notes:  
1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05350 Rev. *E  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised June 21, 2006  

与CY7C1440AV25-250BZXI相关器件

型号 品牌 获取价格 描述 数据表
CY7C1440AV25-250BZXIT CYPRESS

获取价格

SRAM
CY7C1440AV33 CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33_06 CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33_12 CYPRESS

获取价格

36-Mbit (1 M × 36) Pipelined Sync SRAM
CY7C1440AV33-167AC CYPRESS

获取价格

Cache SRAM, 1MX36, 3.4ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1440AV33-167AXC CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33-167AXI CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33-167BZC CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33-167BZI CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1440AV33-167BZXC CYPRESS

获取价格

36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM