5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> CY7C144-25JIR
CY7C144-25JIR PDF预览

CY7C144-25JIR

更新时间： 2024-11-24 13:01:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
20页 641K
描述
Dual-Port SRAM, 8KX8, 25ns, CMOS, PQCC68, PLASTIC, LCC-68

阅读下载

中文翻译

获取价格

CY7C144-25JIR 技术参数

生命周期：Obsolete零件包装代码：LCC
包装说明：QCCJ,针数：68
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.32.00.41风险等级：5.76
Is Samacsys：N最长访问时间：25 ns
其他特性：SEMAPHOREJESD-30 代码：S-PQCC-J68
长度：24.2316 mm内存密度：65536 bit
内存集成电路类型：DUAL-PORT SRAM内存宽度：8
功能数量：1端口数量：2
端子数量：68字数：8192 words
字数代码：8000工作模式：ASYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：8KX8输出特性：3-STATE
可输出：YES封装主体材料：PLASTIC/EPOXY
封装代码：QCCJ封装形状：SQUARE
封装形式：CHIP CARRIER并行/串行：PARALLEL
认证状态：Not Qualified座面最大高度：5.08 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：J BEND端子节距：1.27 mm
端子位置：QUAD宽度：24.2316 mm
Base Number Matches：1

CY7C144-25JIR 数据手册

 浏览型号CY7C144-25JIR的Datasheet PDF文件第2页浏览型号CY7C144-25JIR的Datasheet PDF文件第3页浏览型号CY7C144-25JIR的Datasheet PDF文件第4页浏览型号CY7C144-25JIR的Datasheet PDF文件第5页浏览型号CY7C144-25JIR的Datasheet PDF文件第6页浏览型号CY7C144-25JIR的Datasheet PDF文件第7页 
CY7C144, CY7C145  
8K x 8/9 Dual-Port Static RAM  
with SEM, INT, BUSY  
Features  
Functional Description  
■ True Dual-Ported Memory Cells that Enable Simultaneous  
Reads of the same Memory Location  
The CY7C144 and CY7C145 are high speed CMOS 8K x 8 and  
8K x 9 dual-port static RAMs. Various arbitration schemes are  
included on the CY7C144/5 to handle situations when multiple  
processors access the same piece of data. Two ports are  
provided permitting independent, asynchronous access for  
reads and writes to any location in memory. The CY7C144/5 can  
be used as a standalone 64/72-Kbit dual-port static RAM or  
multiple devices can be combined in order to function as a  
16/18-bit or wider master/slave dual-port static RAM. An M/S pin  
is provided for implementing 16/18-bit or wider memory applica-  
tions without the need for separate master and slave devices or  
additional discrete logic. Application areas include interpro-  
■ 8K x 8 Organization (CY7C144)  
■ 8K x 9 Organization (CY7C145)  
■ 0.65-Micron CMOS for optimum Speed and Power  
■ High Speed Access: 15 ns  
■ Low Operating Power: ICC = 160 mA (max.)  
■ Fully Asynchronous Operation  
■ Automatic Power Down  
cessor/multiprocessor  
designs,  
communications  
status  
buffering, and dual-port video/graphics memory.  
■ TTL Compatible  
Each port has independent control pins: chip enable (CE), read  
or write enable (R/W), and output enable (OE). Two flags, BUSY  
and INT, are provided on each port. BUSY signals that the port  
is trying to access the same location currently being accessed  
by the other port. The interrupt flag (INT) permits communication  
between ports or systems by means of a mail box. The  
semaphores are used to pass a flag, or token, from one port to  
the other to indicate that a shared resource is in use. The  
semaphore logic is comprised of eight shared latches. Only one  
side can control the latch (semaphore) at any time. Control of a  
semaphore indicates that a shared resource is in use. An  
automatic power down feature is controlled independently on  
each port by a chip enable (CE) pin or SEM pin.  
■ Master/SlaveSelectPinenablesBusWidthExpansionto16/18  
Bits or more  
■ Busy Arbitration Scheme provided  
■ Semaphores included to permit Software Handshaking  
between Ports  
■ INT Flag for Port-to-Port Communication  
■ Available in 68-pin PLCC, 64-pin and 80-pin TQFP  
■ Pb-free Packages available  
R/W  
L
R/W  
R
Logic Block Diagram  
CE  
OE  
CE  
OE  
L
L
R
R
(7C145) I/O  
I/O (7C145)  
8R  
8L  
I/O  
7L  
I/O  
7R  
I/O  
CONTROL  
I/O  
CONTROL  
I/O  
0L  
I/O  
0R  
[1, 2]  
[1, 2]  
BUSY  
BUSY  
L
R
A
12L  
0L  
A
A
12R  
0R  
MEMORY  
ARRAY  
ADDRESS  
DECODER  
ADDRESS  
DECODER  
A
INTERRUPT  
SEMAPHORE  
ARBITRATION  
CE  
L
CE  
OE  
R
R
OE  
L
R/W  
R/W  
L
R
SEM  
SEM  
R
L
[2]  
INT  
INT [2]  
R
L
M/S  
Notes  
1. BUSY is an output in master mode and an input in slave mode.  
2. Interrupt: push-pull output and requires no pull-up resistor.  
Cypress Semiconductor Corporation  
Document #: 38-06034 Rev. *E  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised April 26, 2009  
[+] Feedback  
1234567...20

中文翻译

下载PDF

与CY7C144-25JIR相关器件

型号 品牌 获取价格 描述 数据表
CY7C1442AV25 CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1442AV25-167AXC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1442AV25-167AXI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1442AV25-167BZC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1442AV25-167BZI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1442AV25-167BZXC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1442AV25-167BZXI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1442AV25-200AXC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1442AV25-200AXI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1442AV25-200BZC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM

与CY7C144-25JIR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证