Datasheet > CY7C139AV

CY7C139AV

更新时间： 2024-11-27 05:09:35

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
20页	546K
描述
3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C139AV 数据手册

CY7C138AV CY7C139AV CY7C144AV CY7C145AV CY7C006AV CY7C016AV CY7C007AV CY7C017AV 3.3V 4K/8K/16K/32K

Dual-Port Static RAM

x 8/9

CY7C138AV/144AV/006AV

CY7C139AV/145AV/016AV

CY7C007AV/017AV

3.3V 4K/8K/16K/32K x 8/9

Dual-Port Static RAM

Features

• True Dual-Ported memory cells which allow

• Automatic power-down

simultaneous access of the same memory location

• Expandabledatabusto16/18bitsormoreusingMaster/

Slave chip select when using more than one device

• 4K/8K/16K/32K x 8 organizations

(CY7C0138AV/144AV/006AV/007AV)

• On-chip arbitration logic

• 4K/8K/16K/32K x 9 organizations

(CY7C0139AV/145AV/016AV/017AV)

• Semaphores included to permit software handshaking

between ports

• 0.35-micron CMOS for optimum speed/power

• High-speed access: 20/25 ns

• Low operating power

• INT flag for port-to-port communication

• Pin select for Master or Slave

• Commercial and Industrial Temperature Ranges

— Active: I_CC= 115 mA (typical)

— Standby: I_SB3= 10 µA (typical)

• Fully asynchronous operation

• Available in 68-pin PLCC (all) and 64-pin TQFP

(7C006AV & 7C144AV)

• Pb-Free packages available

Logic Block Diagram

R/W_L

CE_L

R/W_R

CE_R

OE_L

OE_R

8/9

[1]

8/9

[1]

I/O_0L–I/O_7/8L

I/O_0R–I/O_7/8R

I/O

Control

I/O

Control

12–15

[2]

Address

Decode

Address

Decode

True Dual-Ported

A_0L–A_11–14L

A_0R–A

11–14R

RAM Array

12–15

[2]

A_0L–A_11–14L

A_0R–A

11–14R

CE_L

CE_R

OE_R

Interrupt

Semaphore

Arbitration

OE_L

R/W_L

SEM_L

R/W_R

SEM_R

^[3]BUSY_R

INT_R

[3]

BUSY_L

INT_L

M/S

For the most recent information, visit the Cypress web site at www.cypress.com

Notes:

1. I/O –I/O for x8 devices; I/O –I/O for x9 devices.

2. A –A for 4K devices; A –A for 8K devices; A –A for 16K devices; A –A for 32K devices;

3. BUSY is an output in master mode and an input in slave mode.

Cypress Semiconductor Corporation

Document #: 38-06051 Rev. *C

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Revised June 6, 2005

12 3 4 5 6 7...20

中文翻译

下载PDF

与CY7C139AV相关器件

型号	品牌	获取价格	描述	数据表
CY7C139AV-20JC	CYPRESS	获取价格	3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C139AV-25JC	CYPRESS	获取价格	3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C139BV18	CYPRESS	获取价格	RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C139CV18	CYPRESS	获取价格	RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C139V-15JCR	CYPRESS	获取价格	Multi-Port SRAM, 4KX9, 15ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C139V-15JCT	CYPRESS	获取价格	Dual-Port SRAM, 4KX9, 15ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C139V-25JCR	CYPRESS	获取价格	Multi-Port SRAM, 4KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C139V-25JIR	CYPRESS	获取价格	Multi-Port SRAM, 4KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C139V-25JIT	CYPRESS	获取价格	Dual-Port SRAM, 4KX9, 25ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C140	CYPRESS	获取价格	1K x 8 Dual-Port Static Ram