5秒后页面跳转
CY7C1387D-200BGCT PDF预览

CY7C1387D-200BGCT

更新时间: 2024-11-25 12:59:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器时钟
页数 文件大小 规格书
29页 464K
描述
Cache SRAM, 1MX18, 3ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, BGA-119

CY7C1387D-200BGCT 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:14 X 22 MM, 2.40 MM HEIGHT, BGA-119针数:119
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.79
Is Samacsys:N最长访问时间:3 ns
其他特性:PIPELINED ARCHITECTUREJESD-30 代码:R-PBGA-B119
JESD-609代码:e0长度:22 mm
内存密度:18874368 bit内存集成电路类型:CACHE SRAM
内存宽度:18功能数量:1
端子数量:119字数:1048576 words
字数代码:1000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:1MX18封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装形状:RECTANGULAR
封装形式:GRID ARRAY并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:2.4 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:14 mmBase Number Matches:1

CY7C1387D-200BGCT 数据手册

 浏览型号CY7C1387D-200BGCT的Datasheet PDF文件第2页浏览型号CY7C1387D-200BGCT的Datasheet PDF文件第3页浏览型号CY7C1387D-200BGCT的Datasheet PDF文件第4页浏览型号CY7C1387D-200BGCT的Datasheet PDF文件第5页浏览型号CY7C1387D-200BGCT的Datasheet PDF文件第6页浏览型号CY7C1387D-200BGCT的Datasheet PDF文件第7页 
PRELIMINARY  
CY7C1386D  
CY7C1387D  
18-Mbit (512K x 36/1 Mbit x 18) Pipelined  
DCD Sync SRAM  
Features  
Functional Description[1]  
• Supports bus operation up to 250 MHz  
The CY7C1386D/CY7C1387D SRAM integrates 524,288 x 36  
and 1,048,576 x 18 SRAM cells with advanced synchronous  
• Available speed grades are 250, 200 and 167 MHz  
• Registered inputs and outputs for pipelined operation  
• Optimal for performance (Double-Cycle deselect)  
• Depth expansion without wait state  
• 3.3V –5% and +10% core power supply (VDD  
• 2.5V/3.3V I/O operation  
peripheral circuitry and a two-bit counter for internal burst  
operation. All synchronous inputs are gated by registers  
controlled by a positive-edge-triggered Clock Input (CLK). The  
synchronous inputs include all addresses, all data inputs,  
address-pipelining Chip Enable (CE1), depth-expansion Chip  
Enables (CE2 and CE3[2]), Burst Control inputs (ADSC, ADSP,  
)
ADV), Write Enables (  
, and BWE), and Global Write  
and  
BWX  
(GW). Asynchronous inputs include the Output Enable (OE)  
• Fast clock-to-output times  
and the ZZ pin.  
— 2.6 ns (for 250-MHz device)  
— 3.0 ns (for 200-MHz device)  
— 3.4 ns (for 167-MHz device)  
Addresses and chip enables are registered at rising edge of  
clock when either Address Strobe Processor (ADSP) or  
Address Strobe Controller (ADSC) are active. Subsequent  
burst addresses can be internally generated as controlled by  
the Advance pin (ADV).  
Address, data inputs, and write controls are registered on-chip  
to initiate a self-timed Write cycle.This part supports Byte Write  
operations (see Pin Descriptions and Truth Table for further  
details). Write cycles can be one to four bytes wide as  
controlled by the byte write control inputs. GW active LOW  
causes all bytes to be written. This device incorporates an  
additional pipelined enable register which delays turning off  
the output buffers an additional cycle when a deselect is  
executed.This feature allows depth expansion without penal-  
izing system performance.  
• Provide high-performance 3-1-1-1 access rate  
User-selectable burst counter supporting Intel  
Pentiuminterleaved or linear burst sequences  
• Separate processor and controller address strobes  
• Synchronous self-timed writes  
• Asynchronous output enable  
• Offered in JEDEC-standard lead-free 100-pin TQFP,  
119-ball BGA and 165-Ball fBGA packages  
• IEEE 1149.1 JTAG-Compatible Boundary Scan  
• “ZZ” Sleep Mode Option  
The CY7C1386D/CY7C1387D operates from a +3.3V core  
power supply while all outputs operate with a +3.3V or a +2.5V  
supply. All inputs and outputs are JEDEC-standard  
JESD8-5-compatible.  
Selection Guide  
250 MHz  
2.6  
200 MHz  
3.0  
167 MHz  
3.4  
Unit  
ns  
Maximum Access Time  
Maximum Operating Current  
Maximum CMOS Standby Current  
350  
70  
300  
70  
275  
70  
mA  
mA  
Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.  
Notes:  
1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.  
2. CE and CE are for TQFP and 165 fBGA package only. 119 BGA is offered only in Single Chip Enable.  
3
2
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Document #: 38-05545 Rev. *A  
Revised November 3, 2004  

与CY7C1387D-200BGCT相关器件

型号 品牌 获取价格 描述 数据表
CY7C1387D-200BGI CYPRESS

获取价格

18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D-200BGXC CYPRESS

获取价格

18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D-200BGXI CYPRESS

获取价格

18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D-200BZC CYPRESS

获取价格

18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D-200BZI CYPRESS

获取价格

18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D-200BZXC CYPRESS

获取价格

18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D-200BZXI CYPRESS

获取价格

18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D-225AI CYPRESS

获取价格

Cache SRAM, 1MX18, 2.8ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1387D-225BZI CYPRESS

获取价格

Cache SRAM, 1MX18, 2.8ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, FBGA-165
CY7C1387D-250AC CYPRESS

获取价格

Cache SRAM, 1MX18, 2.6ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100