5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> CY7C1380F-200BGXI
CY7C1380F-200BGXI PDF预览

CY7C1380F-200BGXI

更新时间： 2024-11-27 09:44:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器时钟
页数 文件大小 规格书
30页 1186K
描述
18-Mbit (512K x 36/1M x 18) Pipelined SRAM

阅读下载

中文翻译

获取价格

CY7C1380F-200BGXI 技术参数

是否Rohs认证：符合生命周期：Obsolete
零件包装代码：BGA包装说明：22 X 14 MM, 2.4 MM HEIGHT, LEAD FREE, PLASTIC, BGA-119
针数：119Reach Compliance Code：compliant
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
风险等级：5.74Is Samacsys：N
最长访问时间：3 ns其他特性：PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)：200 MHzI/O 类型：COMMON
JESD-30 代码：R-PBGA-B119JESD-609代码：e1
长度：22 mm内存密度：18874368 bit
内存集成电路类型：CACHE SRAM内存宽度：36
湿度敏感等级：3功能数量：1
端子数量：119字数：524288 words
字数代码：512000工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：512KX36输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：BGA
封装等效代码：BGA119,7X17,50封装形状：RECTANGULAR
封装形式：GRID ARRAY并行/串行：PARALLEL
电源：2.5/3.3,3.3 V认证状态：Not Qualified
座面最大高度：2.4 mm最大待机电流：0.07 A
子类别：SRAMs最大压摆率：0.3 mA
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Silver/Copper (Sn/Ag/Cu)端子形式：BALL
端子节距：1.27 mm端子位置：BOTTOM
宽度：14 mmBase Number Matches：1

CY7C1380F-200BGXI 数据手册

 浏览型号CY7C1380F-200BGXI的Datasheet PDF文件第2页浏览型号CY7C1380F-200BGXI的Datasheet PDF文件第3页浏览型号CY7C1380F-200BGXI的Datasheet PDF文件第4页浏览型号CY7C1380F-200BGXI的Datasheet PDF文件第5页浏览型号CY7C1380F-200BGXI的Datasheet PDF文件第6页浏览型号CY7C1380F-200BGXI的Datasheet PDF文件第7页 
CY7C1380D, CY7C1380F  
CY7C1382D, CY7C1382F  
18-Mbit (512K x 36/1M x 18) Pipelined SRAM  
Features  
Functional Description [1]  
• Supports bus operation up to 250 MHz  
• Available speed grades are 250, 200, and 167 MHz  
• Registered inputs and outputs for pipelined operation  
• 3.3V core power supply  
The  
CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F  
SRAM integrates 524,288 x 36 and 1,048,576 x 18 SRAM  
cells with advanced synchronous peripheral circuitry and a  
two-bit counter for internal burst operation. All synchronous  
inputs are gated by registers controlled by a positive edge  
triggered clock input (CLK). The synchronous inputs include  
all addresses, all data inputs, address-pipelining chip enable  
(CE1), depth-expansion chip enables (CE2 and CE3 [2]), burst  
control inputs (ADSC, ADSP, and ADV), write enables (BWX,  
and BWE), and global write (GW). Asynchronous inputs  
include the output enable (OE) and the ZZ pin.  
• 2.5V or 3.3V IO power supply  
• Fast clock-to-output times  
— 2.6 ns (for 250 MHz device)  
• Provides high-performance 3-1-1-1 access rate  
• User selectable burst counter supporting Intel® Pentium®  
interleaved or linear burst sequences  
Addresses and chip enables are registered at rising edge of  
clock when address strobe processor (ADSP) or address  
strobe controller (ADSC) are active. Subsequent burst  
addresses can be internally generated as they are controlled  
by the advance pin (ADV).  
• Separate processor and controller address strobes  
• Synchronous self-timed write  
• Asynchronous output enable  
Address, data inputs, and write controls are registered on-chip  
to initiate a self-timed write cycle.This part supports byte write  
operations (see Pin Definitions on page 6 and Truth Table [4,  
5, 6, 7, 8] on page 9 for further details). Write cycles can be one  
to two or four bytes wide as controlled by the byte write control  
inputs. GW when active LOW causes all bytes to be written.  
• Single cycle chip deselect  
• CY7C1380D/CY7C1382D available in JEDEC-standard  
Pb-free 100-pin TQFP, Pb-free and non Pb-free 165-ball  
FBGA package. CY7C1380F/CY7C1382F available in  
Pb-free and non Pb-free 119-ball BGA package  
• IEEE 1149.1 JTAG-Compatible Boundary Scan  
• ZZ sleep mode option  
The  
CY7C1380D/CY7C1382D/CY7C1380F/CY7C1382F  
operates from a +3.3V core power supply while all outputs  
operate with a +2.5 or +3.3V power supply. All inputs and  
outputs are JEDEC-standard and JESD8-5-compatible.  
Selection Guide  
250 MHz  
200 MHz  
3.0  
167 MHz  
3.4  
Unit  
ns  
Maximum Access Time  
2.6  
350  
70  
Maximum Operating Current  
Maximum CMOS Standby Current  
300  
275  
mA  
mA  
70  
70  
Notes:  
1. For best practices or recommendations, please refer to the Cypress application note AN1064, SRAM System Design Guidelines on www.cypress.com.  
2. CE CE are for TQFP and 165 FBGA packages only. 119 BGA is offered only in 1 chip enable.  
3,  
2
Cypress Semiconductor Corporation  
Document #: 38-05543 Rev. *E  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised Feburary 07, 2007  
1234567...30

中文翻译

下载PDF

与CY7C1380F-200BGXI相关器件

型号 品牌 获取价格 描述 数据表
CY7C1380F-200BZXC CYPRESS

获取价格

 		Cache SRAM, 512KX36, 3ns, CMOS, PBGA165, 15 X 13 MM, 1.4 MM HEIGHT, LEAD FREE, MO-216, FBG
CY7C1380F-250BGC CYPRESS

获取价格

 		18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380F-250BGI CYPRESS

获取价格

 		18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380F-250BGXC CYPRESS

获取价格

 		18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380F-250BGXI CYPRESS

获取价格

 		18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380FV25 CYPRESS

获取价格

 		18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380FV25-167BGC CYPRESS

获取价格

 		18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380FV25-167BGI CYPRESS

获取价格

 		18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380FV25-167BGXC CYPRESS

获取价格

 		18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380FV25-167BGXI CYPRESS

获取价格

 		18-Mbit (512K x 36/1M x 18) Pipelined SRAM

与CY7C1380F-200BGXI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证