Datasheet > 存储 > SRAM> CY7C1380DV25-250BZXC

CY7C1380DV25-250BZXC

更新时间： 2024-11-24 05:19:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
29页	1156K
描述
18-Mbit (512K x 36/1M x 18) Pipelined SRAM

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C1380DV25-250BZXC 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165	针数：	165
Reach Compliance Code：	compliant	ECCN代码：	3A991.B.2.A
HTS代码：	8542.32.00.41	风险等级：	5.84
最长访问时间：	2.6 ns	其他特性：	PIPELINED ARCHITECTURE
JESD-30 代码：	R-PBGA-B165	JESD-609代码：	e1
长度：	15 mm	内存密度：	18874368 bit
内存集成电路类型：	CACHE SRAM	内存宽度：	36
湿度敏感等级：	3	功能数量：	1
端子数量：	165	字数：	524288 words
字数代码：	512000	工作模式：	SYNCHRONOUS
最高工作温度：	70 °C	最低工作温度：
组织：	512KX36	封装主体材料：	PLASTIC/EPOXY
封装代码：	LBGA	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, LOW PROFILE	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	260	认证状态：	Not Qualified
座面最大高度：	1.4 mm	最大供电电压 (Vsup)：	2.625 V
最小供电电压 (Vsup)：	2.375 V	标称供电电压 (Vsup)：	2.5 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式：	BALL	端子节距：	1 mm
端子位置：	BOTTOM	处于峰值回流温度下的最长时间：	20
宽度：	13 mm	Base Number Matches：	1

CY7C1380DV25-250BZXC 数据手册

浏览型号CY7C1380DV25-250BZXC的Datasheet PDF文件第2页

浏览型号CY7C1380DV25-250BZXC的Datasheet PDF文件第3页

浏览型号CY7C1380DV25-250BZXC的Datasheet PDF文件第4页

浏览型号CY7C1380DV25-250BZXC的Datasheet PDF文件第5页

浏览型号CY7C1380DV25-250BZXC的Datasheet PDF文件第6页

浏览型号CY7C1380DV25-250BZXC的Datasheet PDF文件第7页

CY7C1380DV25, CY7C1380FV25

CY7C1382DV25, CY7C1382FV25

18-Mbit (512K x 36/1M x 18) Pipelined SRAM

Features

Functional Description ^[1]

• Supports bus operation up to 250 MHz

The

CY7C1380DV25/CY7C1382DV25/CY7C1380FV25/

CY7C1382FV25 SRAM integrates 512K x 36 and 1M x 18

SRAM cells with advanced synchronous peripheral circuitry

and a two-bit counter for internal burst operation. All

synchronous inputs are gated by registers controlled by a

positive edge triggered clock input (CLK). The synchronous

inputs include all addresses, all data inputs, address-pipelining

chip enable (CE₁), depth expansion chip enables (CE₂and

CE₃^[2]), burst control inputs (ADSC, ADSP, and ADV), write

enables (BW_X, and BWE), and global write (GW).

Asynchronous inputs include the output enable (OE) and the

ZZ pin.

• Available speed grades are 250, 200, and 167 MHz

• Registered inputs and outputs for pipelined operation

• 2.5V core power supply

• Fast clock-to-output times, 2.6 ns (for 250-MHz device)

• Provides high-performance 3-1-1-1 access rate

• User selectable burst counter supporting Intel^®Pentium^®

interleaved or linear burst sequences

• Separate processor and controller address strobes

• Synchronous self timed writes

Addresses and chip enables are registered at rising edge of

clock when either address strobe processor (ADSP) or

address strobe controller (ADSC) are active. Subsequent

burst addresses can be internally generated as controlled by

the advance pin (ADV).

• Asynchronous output enable

• Single Cycle Chip Deselect

• CY7C1380DV25/CY7C1382DV25 available in

JEDEC-standard Pb-free 100-pin TQFP, Pb-free and non

Pb-free 165-ball FBGA package.

CY7C1380FV25/CY7C1382FV25 available in Pb-free and

non Pb-free 119-ball BGA package

Address, data inputs, and write controls are registered on-chip

to initiate a self timed write cycle.This part supports byte write

operations (see Pin Definitions on page 6 and Truth Table ^[4,

^{5, 6, 7, 8]}on page 9 for further details). Write cycles can be one

to two or four bytes wide as controlled by the byte write control

• IEEE 1149.1 JTAG-Compatible Boundary Scan

• ZZ sleep mode option

inputs. GW when active

causes all bytes to be written.

LOW

The

CY7C1380DV25/CY7C1382DV25/CY7C1380FV25/

CY7C1382FV25 operates from a +2.5V core power supply

while all outputs may operate with a +2.5 supply. All inputs and

outputs are JEDEC-standard and JESD8-5-compatible.

Selection Guide

250 MHz

200 MHz

3.0

167 MHz

3.4

Unit

Maximum Access Time

2.6

350

Maximum Operating Current

Maximum CMOS Standby Current

300

275

Notes:

1. For best practices or recommendations, please refer to the Cypress application note AN1064, SRAM System Design Guidelines on www.cypress.com.

2. CE , CE are for TQFP and 165 FBGA packages only. 119 BGA is offered only in 1 chip enable

Cypress Semiconductor Corporation

Document #: 38-05546 Rev. *E

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised Feburary 15, 2007

[+] Feedback

12 3 4 5 6 7...29

中文翻译

下载PDF

与CY7C1380DV25-250BZXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1380DV25-250BZXI	CYPRESS	获取价格	18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380DV33	CYPRESS	获取价格	18-Mbit (512 K Ã 36/1 M Ã 18) Pipelined SRA
CY7C1380DV33-200AXI	CYPRESS	获取价格	Cache SRAM, 512KX36, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-10
CY7C1380F	CYPRESS	获取价格	18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380F-167BGC	CYPRESS	获取价格	18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380F-167BGCT	CYPRESS	获取价格	Standard SRAM, 512KX36, 3.4ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, FBGA-11
CY7C1380F-167BGI	CYPRESS	获取价格	18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380F-167BGXC	CYPRESS	获取价格	18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380F-167BGXI	CYPRESS	获取价格	18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380F-167BZI	CYPRESS	获取价格	18-Mbit (512 K × 36/1 M × 18) Pipelined SRAM

与CY7C1380DV25-250BZXC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1380DV25-250BZXC

CY7C1380DV25-250BZXC 技术参数

CY7C1380DV25-250BZXC 数据手册

与CY7C1380DV25-250BZXC相关器件

与CY7C1380DV25-250BZXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1380DV25-250BZXC

CY7C1380DV25-250BZXC 技术参数

CY7C1380DV25-250BZXC 数据手册

与CY7C1380DV25-250BZXC相关器件

与CY7C1380DV25-250BZXC相关文章

您还可以找

您在本页遇到什么问题？