5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> CY7C1357C-133AC
CY7C1357C-133AC PDF预览

CY7C1357C-133AC

更新时间： 2024-11-19 03:57:27
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器
页数 文件大小 规格书
32页 483K
描述
9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture

阅读下载

中文翻译

获取价格

CY7C1357C-133AC 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete包装说明：TQFP-100
Reach Compliance Code：compliant风险等级：5.92
最长访问时间：6.5 ns最大时钟频率 (fCLK)：133 MHz
I/O 类型：COMMONJESD-30 代码：R-PQFP-G100
JESD-609代码：e0长度：20 mm
内存密度：9437184 bit内存集成电路类型：ZBT SRAM
内存宽度：18功能数量：1
端子数量：100字数：524288 words
字数代码：512000工作模式：SYNCHRONOUS
最高工作温度：70 °C最低工作温度：
组织：512KX18输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装等效代码：QFP100,.63X.87封装形状：RECTANGULAR
封装形式：FLATPACK, LOW PROFILE并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：2.5/3.3,3.3 V
认证状态：Not Qualified座面最大高度：1.6 mm
最大待机电流：0.03 A最小待机电流：3.14 V
子类别：SRAMs最大压摆率：0.25 mA
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：TIN LEAD端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm

CY7C1357C-133AC 数据手册

 浏览型号CY7C1357C-133AC的Datasheet PDF文件第2页浏览型号CY7C1357C-133AC的Datasheet PDF文件第3页浏览型号CY7C1357C-133AC的Datasheet PDF文件第4页浏览型号CY7C1357C-133AC的Datasheet PDF文件第5页浏览型号CY7C1357C-133AC的Datasheet PDF文件第6页浏览型号CY7C1357C-133AC的Datasheet PDF文件第7页 
CY7C1355C  
CY7C1357C  
PRELIMINARY  
9-Mbit (256K x 36/512K x 18) Flow-Through  
SRAM with NoBL™ Architecture  
Functional Description[1]  
Features  
• No Bus Latency™ (NoBL™) architecture eliminates  
The CY7C1355C/CY7C1357C is a 3.3V, 256K x 36/ 512K x 18  
Synchronous Flow-through Burst SRAM designed specifically  
to support unlimited true back-to-back Read/Write operations  
dead cycles between write and read cycles.  
• Can support up to 133-MHz bus operations with zero  
wait states  
— Data is transferred on every clock  
without  
the  
insertion  
of  
wait  
states.  
The  
CY7C1355C/CY7C1357C is equipped with the advanced No  
Bus Latency (NoBL) logic required to enable consecutive  
Read/Write operations with data being transferred on every  
clock cycle. This feature dramatically improves the throughput  
of data through the SRAM, especially in systems that require  
frequent Write-Read transitions.  
All synchronous inputs pass through input registers controlled  
by the rising edge of the clock. The clock input is qualified by  
the Clock Enable (CEN) signal, which when deasserted  
suspends operation and extends the previous clock cycle.  
Maximum access delay from the clock rise is 6.5 ns (133-MHz  
device).  
Write operations are controlled by the two or four Byte Write  
Select (BWX) and a Write Enable (WE) input. All writes are  
conducted with on-chip synchronous self-timed write circuitry.  
Three synchronous Chip Enables (CE1, CE2, CE3) and an  
asynchronous Output Enable (OE) provide for easy bank  
selection and output three-state control. In order to avoid bus  
contention, the output drivers are synchronously three-stated  
during the data portion of a write sequence.  
• Pin compatible and functionally equivalent to ZBT™  
devices  
• Internally self-timed output buffer control to eliminate  
the need to use OE  
• Registered inputs for flow-through operation  
• Byte Write capability  
• 3.3V/2.5V I/O power supply  
• Fast clock-to-output times  
— 6.5 ns (for 133-MHz device)  
— 7.0 ns (for 117-MHz device)  
— 7.5 ns (for 100-MHz device)  
• Clock Enable (CEN) pin to enable clock and suspend  
operation  
• Synchronous self-timed writes  
• Asynchronous Output Enable  
• OfferedinJEDEC-standard100TQFP,119-BallBGAand  
165-Ball fBGA packages  
• Three chip enables for simple depth expansion.  
• Automatic Power-down feature available using ZZ  
mode or CE deselect  
• JTAG boundary scan for BGA and fBGA packages  
• Burst Capability—linear or interleaved burst order  
• Low standby power  
Selection Guide  
133 MHz  
117 MHz  
7.0  
100 MHz  
7.5  
Unit  
ns  
mA  
mA  
Maximum Access Time  
Maximum Operating Current  
Maximum CMOS Standby Current  
6.5  
250  
30  
220  
30  
180  
30  
Note:  
1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose, CA 95134  
•
408-943-2600  
Document #: 38-05539 Rev. **  
Revised April 12, 2004  
1234567...32

中文翻译

下载PDF

与CY7C1357C-133AC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1357C-133AI CYPRESS

获取价格

 		9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
CY7C1357C-133AXC CYPRESS

获取价格

 		9-Mbit (256K x 36/512K x 18) Flow-Through SRA
CY7C1357C-133AXCT CYPRESS

获取价格

 		SRAM,
CY7C1357C-133AXI CYPRESS

获取价格

 		9-Mbit (256K x 36/512K x 18) Flow-Through SRA
CY7C1357C-133AXIT CYPRESS

获取价格

 		ZBT SRAM, 512KX18, 6.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, M
CY7C1357C-133BGC CYPRESS

获取价格

 		9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
CY7C1357C-133BGI CYPRESS

获取价格

 		9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture
CY7C1357C-133BGXC CYPRESS

获取价格

 		9-Mbit (256K x 36/512K x 18) Flow-Through SRA
CY7C1357C-133BGXI CYPRESS

获取价格

 		9-Mbit (256K x 36/512K x 18) Flow-Through SRA
CY7C1357C-133BZC CYPRESS

获取价格

 		9-Mbit (256K x 36/512K x 18) Flow-Through SRAM with NoBL Architecture

与CY7C1357C-133AC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证