Datasheet > 存储 > SRAM> CY7C1348G-200AXC

CY7C1348G-200AXC

更新时间： 2024-11-25 03:01:07

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		存储静态存储器
页数	文件大小	规格书
16页	348K
描述
4-Mbit (128K x 36) Pipelined DCD Sync SRAM

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C1348G-200AXC 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LQFP, QFP100,.63X.87	针数：	100
Reach Compliance Code：	compliant	ECCN代码：	3A991.B.2.A
HTS代码：	8542.32.00.41	风险等级：	5.84
Is Samacsys：	N	Base Number Matches：	1

CY7C1348G-200AXC 数据手册

CY7C1348G

4-Mbit (128K x 36) Pipelined DCD Sync SRAM

Features

Functional Description^[1]

• Registered inputs and outputs for pipelined operation

• Optimal for performance (Double-Cycle deselect)

— Depth expansion without wait state

The CY7C1348G SRAM integrates 128K x 36 SRAM cells with

advanced synchronous peripheral circuitry and a two-bit

counter for internal burst operation. All synchronous inputs are

gated by registers controlled by a positive-edge-triggered

Clock Input (CLK). The synchronous inputs include all

addresses, all data inputs, address-pipelining Chip Enable

(CE₁), depth-expansion Chip Enables (CE₂and CE₃), Burst

• 128K × 36 common I/O architecture

• 3.3V core power supply (V_DD

)

• 3.3V/2.5V I/O power supply (V_DDQ

)

Control inputs (ADSC, ADSP,

(BW_[A:D], and BWE), and Global Write (GW). Asynchronous

inputs include the Output Enable (OE) and the ZZ pin.

ADV), Write Enables

and

• Fast clock-to-output times

— 2.6 ns (for 250-MHz device)

Addresses and chip enables are registered at rising edge of

clock when either Address Strobe Processor (ADSP) or

Address Strobe Controller (ADSC) are active. Subsequent

burst addresses can be internally generated as controlled by

the Advance pin (ADV).

• Provide high-performance 3-1-1-1 access rate

• User-selectable burst counter supporting Intel^®

Pentium^®interleaved or linear burst sequences

• Separate processor and controller address strobes

• Synchronous self-timed writes

Address, data inputs, and write controls are registered on-chip

to initiate a self-timed Write cycle.This part supports Byte Write

operations (see Pin Descriptions and Truth Table for further

details). Write cycles can be one to four bytes wide as

controlled by the byte write control inputs. GW active LOW

causes all bytes to be written. This device incorporates an

additional pipelined enable register which delays turning off

the output buffers an additional cycle when a deselect is

executed.This feature allows depth expansion without penal-

izing system performance.

• Asynchronous Output Enable

• Available in lead-free 100-Pin TQFP package

• “ZZ” Sleep Mode option

The CY7C1348G operates from a +3.3V core power supply

while all outputs operate with a +3.3V or a +2.5V supply. All

inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

250 MHz

200 MHz

2.8

166 MHz

3.5

133 MHz

4.0

Unit

Maximum Access Time

2.6

325

Maximum Operating Current

Maximum CMOS Standby Current

265

240

225

Note:

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

Cypress Semiconductor Corporation

Document #: 38-05608 Rev. *D

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised July 5, 2006

12 3 4 5 6 7...16

中文翻译

下载PDF

与CY7C1348G-200AXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1348G-200AXI	CYPRESS	获取价格	4-Mbit (128K x 36) Pipelined DCD Sync SRAM
CY7C1348G-250AXC	CYPRESS	获取价格	4-Mbit (128K x 36) Pipelined DCD Sync SRAM
CY7C1348G-250AXI	CYPRESS	获取价格	4-Mbit (128K x 36) Pipelined DCD Sync SRAM
CY7C135	CYPRESS	获取价格	4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores
CY7C135_05	CYPRESS	获取价格	4K x 8 Dual-Port Static RAM and 4K x 8 Dual-Port SRAM with Semaphores
CY7C1350-100ACT	CYPRESS	获取价格	ZBT SRAM, 128KX36, 5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1350-143AC	ETC	获取价格	x36 Fast Synchronous SRAM
CY7C1350-80AC	CYPRESS	获取价格	ZBT SRAM, 128KX36, 7ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1350-80ACT	CYPRESS	获取价格	ZBT SRAM, 128KX36, 7ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1350B	CYPRESS	获取价格	128Kx36 Pipelined SRAM with NoBL Architecture

与CY7C1348G-200AXC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

42
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

57

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1348G-200AXC

CY7C1348G-200AXC 技术参数

CY7C1348G-200AXC 数据手册

与CY7C1348G-200AXC相关器件

与CY7C1348G-200AXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1348G-200AXC

CY7C1348G-200AXC 技术参数

CY7C1348G-200AXC 数据手册

与CY7C1348G-200AXC相关器件

与CY7C1348G-200AXC相关文章

您还可以找

您在本页遇到什么问题？