Datasheet > CY7C1318KV18-250BZXC

CY7C1318KV18-250BZXC

更新时间： 2024-11-21 14:56:39

品牌	Logo	应用领域
英飞凌 - INFINEON		双倍数据速率
页数	文件大小	规格书
32页	776K
描述
DDR-II CIO

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1318KV18-250BZXC 数据手册

浏览型号CY7C1318KV18-250BZXC的Datasheet PDF文件第2页

浏览型号CY7C1318KV18-250BZXC的Datasheet PDF文件第3页

浏览型号CY7C1318KV18-250BZXC的Datasheet PDF文件第4页

浏览型号CY7C1318KV18-250BZXC的Datasheet PDF文件第5页

浏览型号CY7C1318KV18-250BZXC的Datasheet PDF文件第6页

浏览型号CY7C1318KV18-250BZXC的Datasheet PDF文件第7页

CY7C1318KV18/CY7C1320KV18

18-Mbit DDR II SRAM

Two-Word Burst Architecture

18-Mbit DDR II SRAM Two-Word Burst Architecture

Features

Configurations

■ 18-Mbit density (1M × 18, 512K × 36)

■ 333-MHz clock for high bandwidth

CY7C1318KV18 – 1M × 18

CY7C1320KV18 – 512K × 36

■ Two-word burst for reducing address bus frequency

Functional Description

■ Double data rate (DDR) interfaces (data transferred at

666 MHz) at 333 MHz

The CY7C1318KV18, and CY7C1320KV18 are 1.8

synchronous pipelined SRAM equipped with DDR II architecture.

The DDR II consists of an SRAM core with advanced

synchronous peripheral circuitry and a 1-bit burst counter.

Addresses for read and write are latched on alternate rising

edges of the input (K) clock. Write data is registered on the rising

edges of both K and K. Read data is driven on the rising edges

of C and C if provided, or on the rising edge of K and K if C/C are

not provided. On CY7C1318KV18 and CY7C1320KV18, the

burst counter takes in the least significant bit of the external

address and bursts two 18-bit words in the case of

CY7C1318KV18 and two 36-bit words in the case of

CY7C1320KV18 sequentially into or out of the device.

■ Two input clocks (K and K) for precise DDR timing

❐ SRAM uses rising edges only

■ Two input clocks for output data (C and C) to minimize clock

skew and flight time mismatches

■ Echo clocks (CQ and CQ) simplify data capture in high-speed

systems

■ Synchronous internally self-timed writes

■ DDR II operates with 1.5 cycle read latency when DOFF is

asserted HIGH

Asynchronous inputs include an output impedance matching

input (ZQ). Synchronous data outputs (Q, sharing the same

physical pins as the data inputs D) are tightly matched to the two

output echo clocks CQ/CQ, eliminating the need for separately

capturing data from each individual DDR SRAM in the system

design. Output data clocks (C/C) enable maximum system

clocking and data synchronization flexibility.

■ Operates similar to DDR-I device with 1 cycle read latency

when DOFF is asserted LOW

■ 1.8 V core power supply with HSTL inputs and outputs

■ Variable drive HSTL output buffers

■ Expanded HSTL output voltage (1.4 V–V_DD

)

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the C or C (or K or K in a single clock

domain) input clocks. Writes are conducted with on-chip

synchronous self-timed write circuitry.

❐ Supports both 1.5 V and 1.8 V I/O supply

■ Available in 165-ball FBGA package (13 × 15 ×1.4 mm)

■ Offered in both Pb-free and non Pb-free packages

■ JTAG 1149.1 compatible test access port

For a complete list of related documentation, click here.

■ Phase locked loop (PLL) for accurate data placement

Selection Guide

Description

Maximum operating frequency

333 MHz

333

300 MHz

300

250 MHz Unit

250

380

460

MHz

Maximum operating current

× 18

× 36

450

430

560

520

Cypress Semiconductor Corporation

Document Number: 001-58905 Rev. *L

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised December 21, 2017

12 3 4 5 6 7...32

中文翻译

下载PDF

与CY7C1318KV18-250BZXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1318KV18-300BZXC	CYPRESS	获取价格	18-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C1318KV18-300BZXC	INFINEON	获取价格	DDR-II CIO
CY7C1318KV18-333BZC	CYPRESS	获取价格	18-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C1318V18	ETC	获取价格	Memory
CY7C1318V18-200BZC	CYPRESS	获取价格	DDR SRAM, 1MX18, 0.38ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165
CY7C1318V18-250BZC	CYPRESS	获取价格	DDR SRAM, 1MX18, 0.35ns, CMOS, PBGA165, 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165
CY7C1319AV18	CYPRESS	获取价格	18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1319AV18-167BZC	CYPRESS	获取价格	18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1319AV18-200BZC	CYPRESS	获取价格	18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1319AV18-250BZC	CYPRESS	获取价格	18-Mbit DDR-II SRAM 4-Word Burst Architecture

与CY7C1318KV18-250BZXC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

24
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

16
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

48
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1318KV18-250BZXC

CY7C1318KV18-250BZXC 数据手册

与CY7C1318KV18-250BZXC相关器件

与CY7C1318KV18-250BZXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1318KV18-250BZXC

CY7C1318KV18-250BZXC 数据手册

与CY7C1318KV18-250BZXC相关器件

与CY7C1318KV18-250BZXC相关文章

您还可以找

您在本页遇到什么问题？