Datasheet > CY7C1168V18-375BZXI

CY7C1168V18-375BZXI

更新时间： 2024-09-18 10:03:23

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		双倍数据速率静态存储器
页数	文件大小	规格书
27页	648K
描述
DDR SRAM, 1MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1168V18-375BZXI 数据手册

浏览型号CY7C1168V18-375BZXI的Datasheet PDF文件第2页

浏览型号CY7C1168V18-375BZXI的Datasheet PDF文件第3页

浏览型号CY7C1168V18-375BZXI的Datasheet PDF文件第4页

浏览型号CY7C1168V18-375BZXI的Datasheet PDF文件第5页

浏览型号CY7C1168V18-375BZXI的Datasheet PDF文件第6页

浏览型号CY7C1168V18-375BZXI的Datasheet PDF文件第7页

CY7C1166V18, CY7C1177V18

CY7C1168V18, CY7C1170V18

18-Mbit DDR-II+ SRAM 2-Word Burst

Architecture (2.5 Cycle Read Latency)

Features

Functional Description

■ 18 Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)

■ 300 MHz to 400 MHz clock for high bandwidth

■ 2-Word burst for reducing address bus frequency

The CY7C1166V18, CY7C1177V18, CY7C1168V18, and

CY7C1170V18 are 1.8V Synchronous Pipelined SRAMs

equipped with DDR-II+ architecture. The DDR-II+ consists of an

SRAM core with an advanced synchronous peripheral circuitry.

Addresses for read and write are latched on alternate rising

edges of the input (K) clock. Write data is registered on the rising

edges of both K and K. Read data is driven on the rising edges

of K and K. Each address location is associated with two 8-bit

words (CY7C1166V18), or 9-bit words (CY7C1177V18), or 18-bit

words (CY7C1168V18), or 36-bit words (CY7C1170V18) that

burst sequentially into or out of the device.

■ Double Data Rate (DDR) interfaces

(data transferred at 800 MHz) at 400 MHz

■ Read latency of 2.5 clock cycles

■ Two input clocks (K and K) for precise DDR timing

❐ SRAM uses rising edges only

Asynchronous inputs include output impedance matching input

■ Echo clocks (CQ and CQ) simplify data capture in high-speed

systems

(ZQ). Synchronous data outputs (Q, sharing the same physical

pins as the data inputs D) are tightly matched to the two output

echo clocks CQ/CQ, eliminating the need for separately

capturing data from each individual DDR SRAM in the system

design.

■ Data valid pin (QVLD) to indicate valid data on the output

■ Synchronous internally self-timed writes

[1]

■ Core V_DD= 1.8V ± 0.1V; IO V_DDQ= 1.4V to V_DD

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the K or K input clocks. Writes are

conducted with on-chip synchronous self-timed write circuitry.

■ HSTL inputs and Variable drive HSTL output buffers

■ Available in 165-Ball FBGA package (13 x 15 x 1.4 mm)

■ Offered in both Pb-free and non Pb-free packages

■ JTAG 1149.1-compatible test access port

■ Delay Lock Loop (DLL) for accurate data placement

Configurations

With Read Cycle Latency of 2.5 cycles:

CY7C1166V18 – 2M x 8

CY7C1177V18 – 2M x 9

CY7C1168V18 – 1M x 18

CY7C1170V18 – 512K x 36

Selection Guide

Description

400 MHz

400

375 MHz

375

333 MHz

333

300 MHz

300

Unit

MHz

Maximum Operating Frequency

Maximum Operating Current

1080

1020

920

850

Note

1. The QDR consortium specification for V

is 1.5V + 0.1V. The Cypress QDR devices exceed the QDR consortium specification and are capable of supporting

DDQ

= 1.4V to V

DDQ

Cypress Semiconductor Corporation

Document Number: 001-06620 Rev. *D

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised March 06, 2008

[+] Feedback

12 3 4 5 6 7...27

中文翻译

下载PDF

与CY7C1168V18-375BZXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1168V18-400BZI	CYPRESS	获取价格	DDR SRAM, 1MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, MO-216, FBGA-165
CY7C1168V18-400BZXC	CYPRESS	获取价格	DDR SRAM, 1MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBG
CY7C1168V18-400BZXC	ROCHESTER	获取价格	1MX18 DDR SRAM, 0.45ns, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
CY7C1168V18-400BZXI	CYPRESS	获取价格	DDR SRAM, 1MX18, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBG
CY7C11701KV18	CYPRESS	获取价格	18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C11701KV18-400BZXC	CYPRESS	获取价格	18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1170KV18	CYPRESS	获取价格	18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1170KV18-400BZC	CYPRESS	获取价格	18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1170KV18-400BZC	INFINEON	获取价格	DDR-II+ CIO
CY7C1170KV18-400BZXC	CYPRESS	获取价格	18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)

与CY7C1168V18-375BZXI相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

16
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

14
SL74HC10N：高性能三输入与非门解析
2024-09-03

93
AIC1781A 电池充电控制器深度解析
2024-09-03

83

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1168V18-375BZXI

CY7C1168V18-375BZXI 数据手册

与CY7C1168V18-375BZXI相关器件

与CY7C1168V18-375BZXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1168V18-375BZXI

CY7C1168V18-375BZXI 数据手册

与CY7C1168V18-375BZXI相关器件

与CY7C1168V18-375BZXI相关文章

您还可以找

您在本页遇到什么问题？