5秒后页面跳转
CY7C1062GE30-10BGXI PDF预览

CY7C1062GE30-10BGXI

更新时间: 2024-11-28 14:56:47
品牌 Logo 应用领域
英飞凌 - INFINEON 静态存储器
页数 文件大小 规格书
20页 474K
描述
Asynchronous SRAM

CY7C1062GE30-10BGXI 数据手册

 浏览型号CY7C1062GE30-10BGXI的Datasheet PDF文件第2页浏览型号CY7C1062GE30-10BGXI的Datasheet PDF文件第3页浏览型号CY7C1062GE30-10BGXI的Datasheet PDF文件第4页浏览型号CY7C1062GE30-10BGXI的Datasheet PDF文件第5页浏览型号CY7C1062GE30-10BGXI的Datasheet PDF文件第6页浏览型号CY7C1062GE30-10BGXI的Datasheet PDF文件第7页 
CY7C1062G  
CY7C1062GE  
16-Mbit(512Kwords×32bits)StaticRAM  
with Error-Correcting Code (ECC)  
16-Mbit (512  
K words × 32 bits) Static RAM with Error-Correcting Code (ECC)  
Features  
Functional Description  
High speed  
tAA = 10 ns/15 ns  
CY7C1062G and CY7C1062GE are high-performance CMOS  
fast static RAM devices with embedded ECC. Both have three  
chip enables, giving easy memory expansion features. The  
CY7C1062GE device includes an error indication pin that signals  
the host processor in the case of a single bit error-detection and  
correction event.  
Embedded error-correcting code (ECC) for single-bit error  
correction  
Low active and standby current  
ICC = 90 mA typical  
ISB2 = 20 mA typical  
To write to the device, take Chip Enables (CE1, CE2, and CE3  
LOW) and Write Enable (WE) input LOW. If Byte Enable A (BA)  
is LOW, then data from I/O pins (I/O0 through I/O7) is written into  
the location specified on the address pins (A0 through A18). If  
Byte Enable B (BB) is LOW, then data from I/O pins (I/O8 through  
I/O15) is written into the location specified on the address pins  
(A0 through A18). Likewise, BC and BD correspond with the I/O  
pins I/O16 to I/O23 and I/O24 to I/O31, respectively.  
Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V  
1.0-V data retention  
Automatic power-down when deselected  
Transistor-transistor logic (TTL) compatible inputs and outputs  
ERR pin to indicate 1-bit error detection and correction  
To read from the device, take Chip Enables (CE1, CE2, and CE3  
LOW) and Output Enable (OE) LOW while forcing the Write  
Enable (WE) HIGH. If the first BA is LOW, then data from the  
memory location specified by the address pins appear on I/O0 to  
I/O7. If BB is LOW, then data from memory appears on I/O8 to  
I/O15. Likewise, BC and BD correspond to the third and fourth  
bytes. See Truth Table – CY7C1062G/CY7C1062GE on page 15  
for a complete description of read and write modes.  
Available in Pb-free 119-ball plastic ball grid array (PBGA)  
package  
The input and output pins (I/O0 through I/O31) are placed in a  
high-impedance state when the device is deselected (CE1, CE2,  
or CE3 HIGH), the outputs are disabled (OE HIGH), the byte  
selects are disabled (BA-D HIGH), or during a write operation  
(CE1, CE2 and CE3 LOW and WE LOW).  
On the CY7C1062GE device, the detection and correction of a  
single-bit error in the accessed location is indicated by the  
assertion of the ERR output (ERR = High)[1]  
.
CY7C1062G and CY7C1062GE devices are available in Pb-free  
119-ball plastic ball grid array (PBGA) package.  
For a complete list of related documentation, click here.  
Note  
1. This device does not support automatic write-back on error detection.  
Cypress Semiconductor Corporation  
Document Number: 001-81609 Rev. *G  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised November 30, 2017  

与CY7C1062GE30-10BGXI相关器件

型号 品牌 获取价格 描述 数据表
CY7C1062GE30-10BGXIT CYPRESS

获取价格

16-Mbit (512 K words × 32 bits) Static RAM w
CY7C1062GE30-10BGXIT INFINEON

获取价格

Asynchronous SRAM
CY7C1062GN30-10BGXI INFINEON

获取价格

Asynchronous SRAM
CY7C1062GN30-10BGXIT INFINEON

获取价格

Asynchronous SRAM
CY7C106-35DC ETC

获取价格

x4 SRAM
CY7C106-35DMB ETC

获取价格

x4 SRAM
CY7C106-35LC ETC

获取价格

x4 SRAM
CY7C106-35LMB ETC

获取价格

x4 SRAM
CY7C106-35PC ETC

获取价格

x4 SRAM
CY7C106-35VC ETC

获取价格

x4 SRAM