CY7C1061G Automotive
16-Mbit (1 M words × 16 bit) Static RAM
with Error-Correcting Code (ECC)
16-Mbit (1
M words × 16 bit) Static RAM with Error-Correcting Code (ECC)
Features
Functional Description
■ High speed
❐ tAA = 10 ns
CY7C1061G[1] is a high-performance CMOS fast static RAM
automotive part with embedded ECC. ECC logic can detect and
correct single-bit error in read data word during read cycles.
■ Temperature range
❐ Automotive-E: –40 °C to 125 °C
This device has single chip enable input and is accessed by
asserting the chip enable input (CE) LOW.
■ Embedded error-correcting code (ECC) for single-bit error
correction
To perform data writes, assert the Write Enable (WE) input LOW
and provide the data and address on the device data pins (I/O0
through I/O15) and address pins (A0 through A19) respectively.
The Byte High Enable (BHE) and Byte Low Enable (BLE), inputs
control byte writes and write data on the corresponding I/O lines
to the memory location specified. BHE controls I/O8 through
I/O15 and BLE controls I/O0 through I/O7.
■ Low active and standby currents
❐ ICC = 90-mA typical at 100 MHz
❐ ISB2 = 20-mA typical
■ Operating voltage range: 2.2 V to 3.6 V
■ 1.0-V data retention
To perform data reads, assert the Output Enable (OE) input and
provide the required address on the address lines. Read data is
accessible on I/O lines (I/O0 through I/O15). You can perform
byte accesses by asserting the required byte enable signal (BHE
or BLE) to read either the upper byte or the lower byte of data
from the specified address location.
■ Transistor-transistor logic (TTL) compatible inputs and outputs
■ Available in Pb-free 48-ball VFBGA and 48-pin TSOP I
packages
All I/Os (I/O0 through I/O15) are placed in a high-impedance state
when the device is deselected (CE HIGH), or control signals are
de-asserted (OE, BLE, BHE). Refer to the below logic block
diagram.
The CY7C1061G automotive device is available in 48-ball
VFBGA and 48-pin TSOP I packages.
Logic Block Diagram – CY7C1061G
ECC EN CO D ER
IN PU T BU FFER
A 0
A 1
A 2
A 3
A 4
A 5
A 6
A 7
A 8
A 9
I/O 0‐I/O 7
I/O 8‐I/O 15
M EM O R Y
A RRA Y
CO LU M N D ECO D ER
B H E
W E
CE
O E
B LE
Note
1. The device does not support automatic write-back on error detection.
Cypress Semiconductor Corporation
Document Number: 001-84821 Rev. *I
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised September 13, 2016