5秒后页面跳转
CY7C1049CV33-10VXA PDF预览

CY7C1049CV33-10VXA

更新时间: 2024-11-09 06:51:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
12页 886K
描述
4 Mbit (512K x 8) Static RAM

CY7C1049CV33-10VXA 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOJ包装说明:SOJ, SOJ36,.44
针数:36Reach Compliance Code:compliant
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
Factory Lead Time:1 week风险等级:5.76
Is Samacsys:N最长访问时间:10 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-J36
JESD-609代码:e4长度:23.495 mm
内存密度:4194304 bit内存集成电路类型:STANDARD SRAM
内存宽度:8湿度敏感等级:3
功能数量:1端子数量:36
字数:524288 words字数代码:512000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:512KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SOJ封装等效代码:SOJ36,.44
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
筛选级别:AEC-Q100座面最大高度:3.7592 mm
最大待机电流:0.01 A最小待机电流:3 V
子类别:SRAMs最大压摆率:0.1 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:10.16 mm
Base Number Matches:1

CY7C1049CV33-10VXA 数据手册

 浏览型号CY7C1049CV33-10VXA的Datasheet PDF文件第2页浏览型号CY7C1049CV33-10VXA的Datasheet PDF文件第3页浏览型号CY7C1049CV33-10VXA的Datasheet PDF文件第4页浏览型号CY7C1049CV33-10VXA的Datasheet PDF文件第5页浏览型号CY7C1049CV33-10VXA的Datasheet PDF文件第6页浏览型号CY7C1049CV33-10VXA的Datasheet PDF文件第7页 
CY7C1049CV33  
4 Mbit (512K x 8) Static RAM  
Features  
Functional Description  
Temperature ranges  
Commercial: 0°C to 70°C  
Industrial/Automotive -A: –40°C to 85°C  
Automotive-E: –40°C to 125°C  
The CY7C1049CV33 is a high performance CMOS Static RAM  
organized as 524,288 words by eight bits. Easy memory  
expansion is provided by an active LOW Chip Enable (CE), an  
active LOW Output Enable (OE), and three-state drivers. Writing  
to the device is accomplished by taking Chip Enable (CE) and  
Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O0  
through I/O7) is then written into the location specified on the  
address pins (A0 through A18).  
High Speed  
tAA = 10 ns  
Low Active Power  
324 mW (max)  
Reading from the device is accomplished by taking Chip Enable  
(CE) and Output Enable (OE) LOW while forcing Write Enable  
(WE) HIGH. Under these conditions, the contents of the memory  
location specified by the address pins appear on the I/O pins.  
2.0V Data Retention  
Automatic Power Down when Deselected  
TTL-compatible Inputs and Outputs  
Easy Memory Expansion with CE and OE features  
The eight input and output pins (I/O0 through I/O7) are placed in  
a high impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE LOW, and WE LOW).  
The CY7C1049CV33 is available in standard 400-mil-wide  
36-pin SOJ package and 44-pin TSOP II package with center  
power and ground (revolutionary) pinout.  
For best practice recommendations, refer to the Cypress  
application note AN1064, SRAM System Guidelines.  
Logic Block Diagram  
A
0
IO  
0
INPUT BUFFER  
A
A
A
A
A
A
A
A
1
2
3
4
5
6
7
8
IO  
1
IO  
2
512K x 8  
ARRAY  
IO  
3
IO  
4
A
A
A
A
9
10  
11  
12  
IO  
5
IO  
6
CE  
IO  
POWER  
DOWN  
7
COLUMN DECODER  
WE  
OE  
Cypress Semiconductor Corporation  
Document #: 38-05006 Rev. *G  
198 Champion Court  
San Jose, CA 95134-1709  
•408-943-2600  
Revised January 07, 2010  
[+] Feedback  

与CY7C1049CV33-10VXA相关器件

型号 品牌 获取价格 描述 数据表
CY7C1049CV33-10VXAT CYPRESS

获取价格

Standard SRAM, 512KX8, 10ns, CMOS, PDSO36, 0.400 INCH, LEAD FREE, SOJ-36
CY7C1049CV33-10VXC CYPRESS

获取价格

4-Mbit (512K x 8) Static RAM
CY7C1049CV33-10VXCT CYPRESS

获取价格

Standard SRAM, 512KX8, 10ns, CMOS, PDSO36,
CY7C1049CV33-10VXI CYPRESS

获取价格

4-Mbit (512K x 8) Static RAM
CY7C1049CV33-10ZC CYPRESS

获取价格

512K x 8 Static RAM
CY7C1049CV33-10ZCT CYPRESS

获取价格

Standard SRAM, 512KX8, 10ns, CMOS, PDSO44, TSOP2-44
CY7C1049CV33-10ZI CYPRESS

获取价格

512K x 8 Static RAM
CY7C1049CV33-10ZI ROCHESTER

获取价格

Standard SRAM,
CY7C1049CV33-10ZIT CYPRESS

获取价格

Standard SRAM, 512KX8, 10ns, CMOS, PDSO44, TSOP2-44
CY7C1049CV33-10ZXC ROCHESTER

获取价格

Standard SRAM,