5秒后页面跳转
CY7C1041B-17VCT PDF预览

CY7C1041B-17VCT

更新时间: 2024-02-16 19:30:15
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
11页 253K
描述
Standard SRAM, 256KX16, 17ns, CMOS, PDSO44, 0.400 INCH, PLASTIC, SOJ-44

CY7C1041B-17VCT 技术参数

生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ,针数:44
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.6
最长访问时间:17 nsJESD-30 代码:R-PDSO-J44
长度:28.575 mm内存密度:4194304 bit
内存集成电路类型:STANDARD SRAM内存宽度:16
功能数量:1端子数量:44
字数:262144 words字数代码:256000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256KX16
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:3.7592 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
宽度:10.16 mmBase Number Matches:1

CY7C1041B-17VCT 数据手册

 浏览型号CY7C1041B-17VCT的Datasheet PDF文件第2页浏览型号CY7C1041B-17VCT的Datasheet PDF文件第3页浏览型号CY7C1041B-17VCT的Datasheet PDF文件第4页浏览型号CY7C1041B-17VCT的Datasheet PDF文件第5页浏览型号CY7C1041B-17VCT的Datasheet PDF文件第6页浏览型号CY7C1041B-17VCT的Datasheet PDF文件第7页 
CY7C1041B  
256K x 16 Static RAM  
(BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is  
written into the location specified on the address pins (A0  
through A17). If Byte High Enable (BHE) is LOW, then data  
from I/O pins (I/O8 through I/O15) is written into the location  
specified on the address pins (A0 through A17).  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing the  
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,  
then data from the memory location specified by the address  
pins will appear on I/O0 to I/O7. If Byte High Enable (BHE) is  
LOW, then data from memory will appear on I/O8 to I/O15. See  
the truth table at the back of this data sheet for a complete  
description of read and write modes.  
Features  
High speed  
— tAA = 12 ns  
Low active power  
— 1540 mW (max.)  
Low CMOS standby power (L version)  
— 2.75 mW (max.)  
2.0V Data Retention (400 µW at 2.0V retention)  
Automatic power-down when deselected  
TTL-compatible inputs and outputs  
Easy memory expansion with CE and OE features  
The input/output pins (I/O0 through I/O15) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE  
are disabled (BHE, BLE HIGH), or during a write operation (CE  
LOW, and WE LOW).  
Functional Description  
The CY7C1041B is a high-performance CMOS static RAM  
The CY7C1041B is available in  
a
standard 44-pin  
organized as 262,144 words by 16 bits.  
400-mil-wide body width SOJ and 44-pin TSOP II package  
with center power and ground (revolutionary) pinout.  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable  
Logic Block Diagram  
Pin Configuration  
SOJ  
INPUT BUFFER  
TSOP II  
Top View  
A
44  
1
0
A
A
17  
0
A
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
1
A
A
16  
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
1
A
2
A
A
15  
2
I/O0–I/O7  
I/O8–I/O15  
256K x 16  
ARRAY  
1024 x 4096  
A
3
A
OE  
3
A
4
BHE  
BLE  
A
4
A
5
CE  
A
6
I/O  
I/O  
0
15  
A
7
I/O  
I/O  
I/O  
1
14  
13  
12  
A
8
I/O  
2
I/O  
V
I/O  
3
V
SS  
CC  
COLUMN  
V
V
SS  
CC  
DECODER  
32  
I/O  
I/O  
I/O  
4
5
6
7
11  
10  
9
8
31  
30  
29  
28  
27  
26  
25  
I/O  
I/O  
I/O  
I/O  
I/O  
WE 17  
NC  
BHE  
18  
A
A
14  
5
WE  
CE  
OE  
19  
A
A
6
13  
A
20  
21  
22  
A
12  
11  
7
BLE  
A
A
24  
23  
8
A
A
10  
9
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Document #: 38-05142 Rev. *A  
Revised March 24, 2005  

与CY7C1041B-17VCT相关器件

型号 品牌 描述 获取价格 数据表
CY7C1041B-17VI CYPRESS 256K x 16 Static RAM

获取价格

CY7C1041B-17VIT ROCHESTER Standard SRAM, 256KX16, 17ns, CMOS, PDSO44, 0.400 INCH, PLASTIC, SOJ-44

获取价格

CY7C1041B-17ZC CYPRESS 256K x 16 Static RAM

获取价格

CY7C1041B-17ZC ROCHESTER 暂无描述

获取价格

CY7C1041B-17ZI CYPRESS 256K x 16 Static RAM

获取价格

CY7C1041B-20VC CYPRESS 256K x 16 Static RAM

获取价格