5秒后页面跳转
捷配首页

Datasheet > CY7C1021BV33L-15BACT
CY7C1021BV33L-15BACT PDF预览

CY7C1021BV33L-15BACT

更新时间： 2024-11-26 19:09:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器内存集成电路
页数 文件大小 规格书
11页 241K
描述
Standard SRAM, 64KX16, 15ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48

阅读下载

中文翻译

获取价格

CY7C1021BV33L-15BACT 技术参数

生命周期：Obsolete零件包装代码：BGA
包装说明：TFBGA,针数：48
Reach Compliance Code：unknownECCN代码：3A991.B.2.B
HTS代码：8542.32.00.41风险等级：5.23
最长访问时间：15 nsJESD-30 代码：S-PBGA-B48
长度：7 mm内存密度：1048576 bit
内存集成电路类型：STANDARD SRAM内存宽度：16
功能数量：1端子数量：48
字数：65536 words字数代码：64000
工作模式：ASYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：64KX16
封装主体材料：PLASTIC/EPOXY封装代码：TFBGA
封装形状：SQUARE封装形式：GRID ARRAY, THIN PROFILE, FINE PITCH
并行/串行：PARALLEL认证状态：Not Qualified
座面最大高度：1.2 mm最大供电电压 (Vsup)：3.63 V
最小供电电压 (Vsup)：2.97 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子形式：BALL
端子节距：0.75 mm端子位置：BOTTOM
宽度：7 mmBase Number Matches：1

CY7C1021BV33L-15BACT 数据手册

 浏览型号CY7C1021BV33L-15BACT的Datasheet PDF文件第2页浏览型号CY7C1021BV33L-15BACT的Datasheet PDF文件第3页浏览型号CY7C1021BV33L-15BACT的Datasheet PDF文件第4页浏览型号CY7C1021BV33L-15BACT的Datasheet PDF文件第5页浏览型号CY7C1021BV33L-15BACT的Datasheet PDF文件第6页浏览型号CY7C1021BV33L-15BACT的Datasheet PDF文件第7页 
021BV33  
CY7C1021BV33  
64K x 16 Static RAM  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable  
(BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is  
written into the location specified on the address pins (A0  
through A15). If Byte High Enable (BHE) is LOW, then data  
from I/O pins (I/O9 through I/O16) is written into the location  
specified on the address pins (A0 through A15).  
Features  
• 3.3V operation (3.0V–3.6V)  
• High speed  
— tAA = 10/12/15 ns  
• CMOS for optimum speed/power  
• Low Active Power (L version)  
— 576 mW (max.)  
Reading from the device is accomplished by taking Chip En-  
able (CE) and Output Enable (OE) LOW while forcing the Write  
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then  
data from the memory location specified by the address pins  
will appear on I/O1 to I/O8. If Byte High Enable (BHE) is LOW,  
then data from memory will appear on I/O9 to I/O16. See the  
truth table at the back of this data sheet for a complete descrip-  
tion of read and write modes.  
• Low CMOS Standby Power (L version)  
— 1.80 mW (max.)  
• Automatic power-down when deselected  
• Independent control of upper and lower bits  
• Available in 44-pin TSOP II and 400-mil SOJ  
• Available in a 48-Ball Mini BGA package  
The input/output pins (I/O1 through I/O16) are placed in a  
high-impedance state when the device is deselected  
(CE HIGH), the outputs are disabled (OE HIGH), the BHE and  
BLE are disabled (BHE, BLE HIGH), or during a write opera-  
tion (CE LOW, and WE LOW).  
Functional Description[1]  
The CY7C1021BV is a high-performance CMOS static RAM  
organized as 65,536 words by 16 bits. This device has an au-  
tomatic power-down feature that significantly reduces power  
consumption when deselected.  
The CY7C1021BV is available in 400-mil-wide SOJ, standard  
44-pin TSOP Type II, and 48-ball mini BGA packages.  
Logic Block Diagram  
Pin Configurations  
SOJ / TSOP II  
DATA IN DRIVERS  
Top View  
44  
1
A
A
A
A
A
A
5
4
3
2
1
0
43  
42  
41  
40  
39  
38  
A
2
3
4
5
6
6
A
7
A
A
A
7
6
5
4
OE  
BHE  
BLE  
I/O  
I/O  
I/O  
64K x 16  
CE  
A
A
A
A
I/O –I/O  
RAM Array  
512 X 2048  
I/O  
1
8
7
1
16  
37  
36  
35  
34  
33  
3
2
I/O  
I/O  
8
2
3
15  
14  
13  
I/O –I/O  
9
9
16  
10  
11  
12  
13  
I/O  
V
SS  
I/O  
1
0
4
CC  
V
SS  
A
V
V
I/O  
I/O  
CC  
32  
I/O  
5
6
7
8
12  
11  
10  
9
31  
30  
29  
28  
I/O  
I/O  
I/O  
14  
15  
16  
I/O  
I/O  
COLUMN DECODER  
WE 17  
NC  
18  
27  
26  
25  
A
A
8
15  
BHE  
19  
A
A
14  
9
10  
11  
WE  
CE  
OE  
A
20  
21  
22  
A
A
13  
A
12  
24  
23  
NC  
NC  
BLE  
Selection Guide  
7C1021BV-8 7C1021BV-10 7C1021BV-12 7C1021BV-15  
Maximum Access Time (ns)  
Maximum Operating Current (mA) Commercial  
Industrial  
8
170  
190  
5
10  
160  
180  
5
12  
150  
170  
5
15  
140  
160  
5
Maximum CMOS Standby Current Commercial  
(mA)  
L
0.500  
0.500  
0.500  
0.500  
Shaded areas contain advance information.  
Note:  
1. For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com.  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
Document #: 38-05148 Rev. *A  
Revised September 13, 2002  
1234567...11

中文翻译

下载PDF

与CY7C1021BV33L-15BACT相关器件

型号 品牌 获取价格 描述 数据表
CY7C1021BV33L-15BAI CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021BV33L-15BAIT ROCHESTER

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY7C1021BV33L-15VC CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021BV33L-15VCT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 0.400 INCH, PLASTIC, SOJ-44
CY7C1021BV33L-15ZC CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021BV33L-15ZCT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, TSOP2-44
CY7C1021BV33L-15ZI CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021BV33L-15ZIT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, TSOP2-44
CY7C1021BV33L-8VC CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021BV33L-8ZC CYPRESS

获取价格

 		64K x 16 Static RAM

与CY7C1021BV33L-15BACT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证