5秒后页面跳转
CY7C1020CV26 PDF预览

CY7C1020CV26

更新时间: 2024-02-08 07:45:21
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
8页 147K
描述
512Kb (32K x 16) Static RAM

CY7C1020CV26 数据手册

 浏览型号CY7C1020CV26的Datasheet PDF文件第2页浏览型号CY7C1020CV26的Datasheet PDF文件第3页浏览型号CY7C1020CV26的Datasheet PDF文件第4页浏览型号CY7C1020CV26的Datasheet PDF文件第5页浏览型号CY7C1020CV26的Datasheet PDF文件第6页浏览型号CY7C1020CV26的Datasheet PDF文件第7页 
CY7C1020CV26  
512Kb (32K x 16) Static RAM  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable  
(BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is  
written into the location specified on the address pins (A0  
through A14). If Byte High Enable (BHE) is LOW, then data  
from I/O pins (I/O9 through I/O16) is written into the location  
specified on the address pins (A0 through A14).  
Features  
• Temperature Range  
— Automotive: –40°C to 125°C  
• High speed  
— tAA = 15 ns  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing the  
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,  
then data from the memory location specified by the address  
pins will appear on I/O1 to I/O8. If Byte High Enable (BHE) is  
LOW, then data from memory will appear on I/O9 to I/O16. See  
the truth table at the back of this data sheet for a complete  
description of read and write modes.  
• Optimized voltage range: 2.5V–2.7V  
• Automatic power-down when deselected  
• Independent control of upper and lower bits  
• CMOS for optimum speed/power  
• Package offered: 44-pin TSOP II  
Functional Description  
The input/output pins (I/O1 through I/O16) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE  
are disabled (BHE, BLE HIGH), or during a write operation (CE  
LOW, and WE LOW).  
The CY7C1020CV26 is a high-performance CMOS static  
RAM organized as 32,768 words by 16 bits. This device has  
an automatic power-down feature that significantly reduces  
power consumption when deselected.  
The CY7C1020CV26 is available in standard 44-pin TSOP  
Type II.  
Logic Block Diagram  
Pin Configuration  
TSOP II  
DATA IN DRIVERS  
Top View  
44  
1
NC  
A
5
43  
42  
41  
40  
39  
38  
A
A
2
3
4
5
6
3
6
A
A
2
7
A7  
A6  
A5  
A4  
A3  
A2  
OE  
A
1
BHE  
BLE  
I/O  
I/O  
I/O  
A
0
32K x 16  
CE  
I/O1–I/O8  
RAM Array  
I/O  
7
1
16  
37  
36  
35  
34  
33  
I/O  
I/O  
8
2
3
15  
14  
13  
I/O9–I/O16  
9
A1  
A0  
10  
11  
12  
13  
I/O  
V
SS  
I/O  
4
CC  
V
SS  
V
V
CC  
32  
I/O  
I/O  
I/O  
5
6
7
8
12  
11  
31  
30  
29  
28  
27  
I/O  
I/O  
I/O  
14  
15  
16  
I/O  
I/O  
10  
9
COLUMN DECODER  
WE 17  
NC  
18  
A
A
4
14  
13  
8
BHE  
19  
26  
25  
A
A
A
9
WE  
CE  
OE  
20  
21  
22  
A
11  
10  
A
A
12  
24  
23  
NC  
NC  
BLE  
Selection Guide  
CY7C1020CV26-15  
Unit  
ns  
Maximum Access Time  
15  
100  
5
Maximum Operating Current  
Maximum CMOS Standby Current  
mA  
mA  
Cypress Semiconductor Corporation  
Document #: 38-05406 Rev. *A  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised April 18, 2005  

与CY7C1020CV26相关器件

型号 品牌 获取价格 描述 数据表
CY7C1020CV26_10 CYPRESS

获取价格

512 Kb (32 K × 16) Static RAM
CY7C1020CV26-15ZSXE CYPRESS

获取价格

512Kb (32K x 16) Static RAM
CY7C1020CV26-15ZSXET CYPRESS

获取价格

暂无描述
CY7C1020CV33 CYPRESS

获取价格

32K x 16 Static RAM
CY7C1020CV33_06 CYPRESS

获取价格

512K (32K x 16) Static RAM
CY7C1020CV33_10 CYPRESS

获取价格

512 K (32 K × 16) Static RAM
CY7C1020CV33_12 CYPRESS

获取价格

512 K (32 K × 16) Static RAM
CY7C1020CV33-10ZC CYPRESS

获取价格

32K x 16 Static RAM
CY7C1020CV33-10ZCT CYPRESS

获取价格

Standard SRAM, 32KX16, 10ns, CMOS, PDSO44, TSOP2-44
CY7C1020CV33-10ZI CYPRESS

获取价格

32K x 16 Static RAM