Datasheet > CY7C09289

CY7C09289

更新时间： 2024-11-07 00:01:31

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
18页	344K
描述
32K/64K X 16/18 Synchronous Dual Port Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C09289 数据手册

25/0251

CY7C09279/89

CY7C09379/89

32K/64K x16/18

Synchronous Dual Port Static RAM

• Low operating power

Features

—Active = 195 mA (typical)

• True dual-ported memory cells which allow simulta-

neous access of the same memory location

—Standby = 0.05 mA (typical)

• Fully synchronous interface for easier operation

• Burst counters increment addresses internally

—Shorten cycle times

• Six Flow-Through/Pipelined devices

— 32K x 16/18 organization (CY7C09279/379)

— 64K x 16/18 organization (CY7C09289/389)

• Three Modes

—Minimize bus noise

—Supported in Flow-Through and Pipelined modes

• Dual Chip Enables for easy depth expansion

• Upper and Lower Byte Controls for Bus Matching

• Automatic power-down

• Commercial and Industrial temperature ranges

• Available in 100-pin TQFP

— Flow-Through

— Pipelined

— Burst

• Pipelined output mode on both ports allows fast 100-

MHz cycle time

• 0.35-micron CMOS for optimum speed/power

• High-speed clock to data access 6.5^[1]/7.5/9/12 ns

(max.)

• Pin-compatibleandfunctionallyequivalenttoIDT70927

and IDT709279

Logic Block Diagram

R/W_L

UB_L

R/W_R

UB_R

CE_0L

CE_0R

CE_1L

LB_L

CE_1R

LB_R

0/1

OE_L

OE_R

1b 0b 1a 0a

0a 1a 0b 1b

0/1

FT/Pipe_L

FT/Pipe_R

8/9

[2]

I/O_8/9L–I/O_15/17L

I/O_8/9R–I/O_15/17R

I/O

Control

I/O

Control

[3]

I/O_0L–I/O

I/O_0R–I/O

7/8L

7/8R

15/16

[4]

A_0L–A

A_0R–A

14/15L

14/15R

CLK_R

ADS_R

Counter/

Address

Decode

Counter/

Address

Decode

CLK_L

ADS_L

True Dual-Ported

RAM Array

CNTEN_L

CNTRST_L

CNTEN_R

CNTRST_R

Notes:

1. See page 6 for Load Conditions.

2. I/O₈–I/O₁₅for x16 devices; I/O₉–I/O₁₇for x18 devices.

3. I/O₀–I/O₇for x16 devices. I/O₀–I/O₈for x18 devices.

4. A₀–A₁₄for 32K; A₀–A₁₅for 64K devices.

For the most recent information, visit the Cypress web site at www.cypress.com

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Document #: 38-06040 Rev. **

Revised September 19, 2001

12 3 4 5 6 7...18

中文翻译

下载PDF

与CY7C09289相关器件

型号	品牌	获取价格	描述	数据表
CY7C09289-12AC	CYPRESS	获取价格	32K/64K X 16/18 Synchronous Dual Port Static RAM
CY7C09289-6AC	CYPRESS	获取价格	32K/64K X 16/18 Synchronous Dual Port Static RAM
CY7C09289-7AC	CYPRESS	获取价格	32K/64K X 16/18 Synchronous Dual Port Static RAM
CY7C09289-9AC	CYPRESS	获取价格	32K/64K X 16/18 Synchronous Dual Port Static RAM
CY7C09289-9AI	CYPRESS	获取价格	32K/64K X 16/18 Synchronous Dual Port Static RAM
CY7C09289V	CYPRESS	获取价格	3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM
CY7C09289V-10AC	CYPRESS	获取价格	Multi-Port SRAM, 64KX16, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C09289V-12AC	CYPRESS	获取价格	3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM
CY7C09289V-12AI	CYPRESS	获取价格	Dual-Port SRAM, 64KX16, 12ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C09289V-12AXC	CYPRESS	获取价格	3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM

与CY7C09289相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

17
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

14
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

35

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C09289

CY7C09289 数据手册

与CY7C09289相关器件

与CY7C09289相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C09289

CY7C09289 数据手册

与CY7C09289相关器件

与CY7C09289相关文章

您还可以找

您在本页遇到什么问题？