5秒后页面跳转
CY7C0853V-100BBI PDF预览

CY7C0853V-100BBI

更新时间: 2024-11-07 22:14:51
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 内存集成电路静态存储器
页数 文件大小 规格书
29页 764K
描述
FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM

CY7C0853V-100BBI 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:BGA包装说明:15 X 15 MM, 1.25 MM HEIGHT, 1 MM PITCH, FBGA-172
针数:172Reach Compliance Code:not_compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.79最长访问时间:5 ns
其他特性:PIPELINED ARCHITECTURE最大时钟频率 (fCLK):100 MHz
I/O 类型:COMMONJESD-30 代码:S-PBGA-B172
JESD-609代码:e0长度:15 mm
内存密度:9437184 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:36湿度敏感等级:3
功能数量:1端口数量:2
端子数量:172字数:262144 words
字数代码:256000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:256KX36输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装等效代码:BGA172,14X14,40封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified座面最大高度:1.25 mm
最大待机电流:0.075 A最小待机电流:3.14 V
子类别:SRAMs最大压摆率:0.31 mA
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:30宽度:15 mm
Base Number Matches:1

CY7C0853V-100BBI 数据手册

 浏览型号CY7C0853V-100BBI的Datasheet PDF文件第2页浏览型号CY7C0853V-100BBI的Datasheet PDF文件第3页浏览型号CY7C0853V-100BBI的Datasheet PDF文件第4页浏览型号CY7C0853V-100BBI的Datasheet PDF文件第5页浏览型号CY7C0853V-100BBI的Datasheet PDF文件第6页浏览型号CY7C0853V-100BBI的Datasheet PDF文件第7页 
CY7C093794V CY7C093894V CY7C09289V CY7C09369V CY7C09379V CY7C09389V3.3V 64K/128K  
Synchronous Dual-Port RAM  
x 36 and 128K/256K x 18  
CY7C0850V/CY7C0851V  
CY7C0852V/CY7C0853V  
TM  
FLEx36 3.3V 32K/64K/128K/256K x 36  
Synchronous Dual-Port RAM  
Functional Description  
Features  
• True dual-ported memory cells that allow simultaneous  
The FLEx36 family includes 1M, 2M, 4M and 9M pipelined,  
synchronous, true dual-port static RAMs that are high-speed,  
low-power 3.3V CMOS. Two ports are provided, permitting  
independent, simultaneous access to any location in memory.  
The result of writing to the same location by more than one port  
at the same time is undefined. Registers on control, address,  
and data lines allow for minimal set-up and hold time.  
During a Read operation, data is registered for decreased  
cycle time. Each port contains a burst counter on the input  
address register. After externally loading the counter with the  
initial address, the counter will increment the address inter-  
nally (more details to follow). The internal Write pulse width is  
independent of the duration of the R/W input signal. The  
internal Write pulse is self-timed to allow the shortest possible  
cycle times.  
access of the same memory location  
• Synchronous pipelined operation  
• Organization of 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit  
devices  
• Pipelined output mode allows fast operation  
• 0.18-micron CMOS for optimum speed and power  
• High-speed clock to data access  
• 3.3V low power  
Active as low as 225 mA (typ)  
— Standby as low as 55 mA (typ)  
• Mailbox function for message passing  
• Global master reset  
• Separate byte enables on both ports  
• Commercial and industrial temperature ranges  
• IEEE 1149.1-compatible JTAG boundary scan  
• 172-ball FBGA (1 mm pitch) (15 mm × 15 mm)  
• 176-pin TQFP (24 mm × 24 mm × 1.4 mm)  
• Counter wrap around control  
A HIGH on CE0 or LOW on CE1 for one clock cycle will power  
down the internal circuitry to reduce the static power  
consumption. One cycle with chip enables asserted is required  
to reactivate the outputs.  
Additional features include: readback of burst-counter internal  
address value on address lines, counter-mask registers to  
control the counter wrap-around, counter interrupt (CNTINT)  
flags, readback of mask register value on address lines,  
retransmit functionality, interrupt flags for message passing,  
JTAG for boundary scan, and asynchronous Master Reset  
(MRST).  
— Internal mask register controls counter wrap-around  
— Counter-interrupt flags to indicate wrap-around  
— Memory block retransmit operation  
• Counter readback on address lines  
• Mask register readback on address lines  
The CY7C0853 device in this family has limited features.  
Please see See “Address Counter and Mask Register  
Operations[10]” on page 8. for details.  
• Dual Chip Enables on both ports for easy depth  
expansion  
Table 1. Product Selection Guide  
Density  
1-Mbit  
2-Mbit  
4-Mbit  
9-Mbit  
(32K x 36)  
CY7C0850V  
167  
(64K x 36)  
(128K x 36)  
(256K x 36)  
CY7C0851V  
CY7C0852V  
CY7C0853V  
133  
Part Number  
Max. Speed (MHz)  
Max. Access Time - clock to Data (ns)  
Typical operating current (mA)  
Package  
167  
4.0  
167  
4.0  
4.0  
4.7  
225  
225  
225  
270  
176TQFP  
172FBGA  
176TQFP  
172FBGA  
176TQFP  
172FBGA  
172FBGA  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Document #: 38-06070 Rev. *D  
Revised June 24, 2004  

CY7C0853V-100BBI 替代型号

型号 品牌 替代类型 描述 数据表
CY7C0853V-133BBXI CYPRESS

功能相似

FLEx36™ 3.3 V 32 K / 64 K / 128 K / 256 K Ã
CY7C0853V-133BBI CYPRESS

功能相似

FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853V-133BBC CYPRESS

功能相似

FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM

与CY7C0853V-100BBI相关器件

型号 品牌 获取价格 描述 数据表
CY7C0853V-133BBC CYPRESS

获取价格

FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853V-133BBI CYPRESS

获取价格

FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853V-133BBXI CYPRESS

获取价格

FLEx36™ 3.3 V 32 K / 64 K / 128 K / 256 K Ã
CY7C0853V-167BBC CYPRESS

获取价格

Dual-Port SRAM, 256KX36, 4.4ns, CMOS, PBGA172, 15 X 15 MM, 1.25 MM HEIGHT, 1 MM PITCH, BGA
CY7C09079-10AC CYPRESS

获取价格

Multi-Port SRAM, 32KX8, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C09079-10AI CYPRESS

获取价格

Multi-Port SRAM, 32KX8, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C09079-7AC CYPRESS

获取价格

Dual-Port SRAM, 32KX8, 7.5ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C09079-7AI CYPRESS

获取价格

Dual-Port SRAM, 32KX8, 7.5ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C09079-8AC CYPRESS

获取价格

Multi-Port SRAM, 32KX8, 8ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C09079A CYPRESS

获取价格

32K x 8/9 Synchronous Dual-Port Static RAM