5秒后页面跳转
捷配首页

Datasheet > CY7C0852V-133BBCT
CY7C0852V-133BBCT PDF预览

CY7C0852V-133BBCT

更新时间： 2024-09-18 18:41:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟静态存储器内存集成电路
页数 文件大小 规格书
39页 647K
描述
Dual-Port SRAM, 128KX36, 4.4ns, CMOS, PBGA172, 15 X 15 MM, 1.25 MM HEIGHT, 1 MM PITCH, FBGA-172

阅读下载

中文翻译

获取价格

CY7C0852V-133BBCT 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：BGA
包装说明：15 X 15 MM, 1.25 MM HEIGHT, 1 MM PITCH, FBGA-172针数：172
Reach Compliance Code：compliantECCN代码：3A991.B.2.A
HTS代码：8542.32.00.41风险等级：5.85
最长访问时间：4.4 ns其他特性：PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)：133 MHzI/O 类型：COMMON
JESD-30 代码：S-PBGA-B172JESD-609代码：e0
长度：15 mm内存密度：4718592 bit
内存集成电路类型：DUAL-PORT SRAM内存宽度：36
湿度敏感等级：3功能数量：1
端口数量：2端子数量：172
字数：131072 words字数代码：128000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：128KX36
输出特性：3-STATE封装主体材料：PLASTIC/EPOXY
封装代码：LBGA封装等效代码：BGA172,14X14,40
封装形状：SQUARE封装形式：GRID ARRAY, LOW PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：220
电源：3.3 V认证状态：Not Qualified
座面最大高度：1.25 mm最大待机电流：0.075 A
最小待机电流：3.14 V子类别：SRAMs
最大压摆率：0.3 mA最大供电电压 (Vsup)：3.465 V
最小供电电压 (Vsup)：3.135 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：BALL端子节距：1 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：15 mmBase Number Matches：1

CY7C0852V-133BBCT 数据手册

 浏览型号CY7C0852V-133BBCT的Datasheet PDF文件第2页浏览型号CY7C0852V-133BBCT的Datasheet PDF文件第3页浏览型号CY7C0852V-133BBCT的Datasheet PDF文件第4页浏览型号CY7C0852V-133BBCT的Datasheet PDF文件第5页浏览型号CY7C0852V-133BBCT的Datasheet PDF文件第6页浏览型号CY7C0852V-133BBCT的Datasheet PDF文件第7页 
CY7C0851V/CY7C0851AV  
CY7C0852V/CY7C0852AV  
CY7C0853V/CY7C0853AV  
FLEx36™ 3.3 V 32 K / 64 K / 128 K / 256 K × 36  
Synchronous Dual-Port RAM  
FLEx36™ 3.3  
V 32 K / 64 K / 128 K / 256 K × 36 Synchronous Dual-Port RAM  
Features  
Functional Description  
■ True dual-ported memory cells that allow simultaneous access  
of the same memory location  
The FLEx36™ family includes 2M, 4M, and 9M pipelined,  
synchronous, true dual-port static RAMs that are high-speed,  
low-power 3.3 V CMOS. Two ports are provided, permitting  
independent, simultaneous access to any location in memory.  
The result of writing to the same location by more than one port  
at the same time is undefined. Registers on control, address, and  
data lines allow for minimal setup and hold time.  
■ Synchronous pipelined operation  
■ Organization of 2-Mbit, 4-Mbit, and 9-Mbit devices  
■ Pipelined output mode allows fast operation  
■ 0.18-micron Complimentary metal oxide semiconductor  
(CMOS) for optimum speed and power  
During a Read operation, data is registered for decreased cycle  
time. Each port contains a burst counter on the input address  
register. After externally loading the counter with the initial  
address, the counter increments the address internally (more  
details to follow). The internal Write pulse width is independent  
of the duration of the R/W input signal. The internal Write pulse  
is self-timed to allow the shortest possible cycle times.  
■ High-speed clock to data access  
■ 3.3 V low power  
❐ Active as low as 225 mA (typ)  
❐ Standby as low as 55 mA (typ)  
A HIGH on CE0 or LOW on CE1 for one clock cycle powers down  
the internal circuitry to reduce the static power consumption. One  
cycle with chip enables asserted is required to reactivate the  
outputs.  
■ Mailbox function for message passing  
■ Global master reset  
■ Separate byte enables on both ports  
■ Commercial and industrial temperature ranges  
Additional features include: readback of burst-counter internal  
address value on address lines, counter-mask registers to  
control the counter wrap-around, counter interrupt (CNTINT)  
flags, readback of mask register value on address lines,  
retransmit functionality, interrupt flags for message passing,  
JTAG for boundary scan, and asynchronous Master Reset  
(MRST).  
■ IEEE 1149.1-compatible Joint test action group (JTAG)  
boundary scan  
■ 172-Ball fine-pitch ball grid array (FBGA) (1 mm pitch)  
(15 mm × 15 mm)  
The CY7C0853V/CY7C0853AV device in this family has limited  
features. Please see Address Counter and Mask Register  
Operations on page 9 for details.  
■ 176-Pin thin quad plastic flatpack (TQFP)  
(24 mm × 24 mm × 1.4 mm)  
■ Counter wrap around control  
❐ Internal mask register controls counter wrap-around  
❐ Counter-interrupt flags to indicate wrap-around  
❐ Memory block retransmit operation  
■ Counter readback on address lines  
■ Mask register readback on address lines  
■ Dual chip enables on both ports for easy depth expansion  
Product Selection Guide  
Density  
2-Mbit (64 K × 36)  
4-Mbit (128 K × 36)  
9-Mbit (256 K × 36)  
Part number  
CY7C0851V/CY7C0851AV  
CY7C0852V/CY7C0852AV  
CY7C0853V/CY7C0853AV  
Max. speed (MHz)  
167  
4.0  
167  
4.0  
133  
4.7  
Max. access time - clock to data (ns)  
Typical operating current (mA)  
Package  
225  
225  
270  
176-pin TQFP, 172-ball FBGA 176-pin TQFP, 172-ball FBGA  
172-ball FBGA  
Cypress Semiconductor Corporation  
Document Number: 38-06070 Rev. *M  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised December 4, 2012  
 
 
 
1234567...39

中文翻译

下载PDF

CY7C0852V-133BBCT 替代型号

型号 品牌 替代类型 描述 数据表
CY7C0852AV-133BBI CYPRESS

完全替代

 FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852V-133BBI CYPRESS

完全替代

 FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852V-133BBC CYPRESS

完全替代

 FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM

与CY7C0852V-133BBCT相关器件

型号 品牌 获取价格 描述 数据表
CY7C0852V-133BBI CYPRESS

获取价格

 		FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852V-133BGI CYPRESS

获取价格

 		Dual-Port SRAM, 128KX36, 4.2ns, CMOS, PBGA172, 15 X 15 MM, 0.51 MM HEIGHT, 1 MM PITCH, BGA
CY7C0852V-167AC CYPRESS

获取价格

 		FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852V-167BBC CYPRESS

获取价格

 		FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852V25 CYPRESS

获取价格

 		SRAM
CY7C0853AV CYPRESS

获取价格

 		FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853AV-100BBC CYPRESS

获取价格

 		FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853AV-100BBI CYPRESS

获取价格

 		FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853AV-133BBC CYPRESS

获取价格

 		FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853AV-133BBI CYPRESS

获取价格

 		FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM

与CY7C0852V-133BBCT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证