Datasheet > 存储 > SRAM> CY7C0852AV-133AXC

CY7C0852AV-133AXC

更新时间： 2024-09-18 12:43:55

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
39页	661K
描述
FLEx36â¢ 3.3 V 32 K / 64 K / 128 K / 256 K Ã 36 Synchronous Dual-Port RAM

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY7C0852AV-133AXC 数据手册

浏览型号CY7C0852AV-133AXC的Datasheet PDF文件第2页

浏览型号CY7C0852AV-133AXC的Datasheet PDF文件第3页

浏览型号CY7C0852AV-133AXC的Datasheet PDF文件第4页

浏览型号CY7C0852AV-133AXC的Datasheet PDF文件第5页

浏览型号CY7C0852AV-133AXC的Datasheet PDF文件第6页

浏览型号CY7C0852AV-133AXC的Datasheet PDF文件第7页

CY7C0851V/CY7C0851AV

CY7C0852V/CY7C0852AV

CY7C0853V/CY7C0853AV

FLEx36™ 3.3 V 32 K / 64 K / 128 K / 256 K × 36

Synchronous Dual-Port RAM

FLEx36™ 3.3

V 32 K / 64 K / 128 K / 256 K × 36 Synchronous Dual-Port RAM

Features

Functional Description

■ True dual-ported memory cells that allow simultaneous access

of the same memory location

The FLEx36™ family includes 2M, 4M, and 9M pipelined,

synchronous, true dual-port static RAMs that are high-speed,

low-power 3.3 V CMOS. Two ports are provided, permitting

independent, simultaneous access to any location in memory.

The result of writing to the same location by more than one port

at the same time is undefined. Registers on control, address, and

data lines allow for minimal setup and hold time.

■ Synchronous pipelined operation

■ Organization of 2-Mbit, 4-Mbit, and 9-Mbit devices

■ Pipelined output mode allows fast operation

■ 0.18-micron Complimentary metal oxide semiconductor

(CMOS) for optimum speed and power

During a Read operation, data is registered for decreased cycle

time. Each port contains a burst counter on the input address

address, the counter increments the address internally (more

details to follow). The internal Write pulse width is independent

of the duration of the R/W input signal. The internal Write pulse

is self-timed to allow the shortest possible cycle times.

■ High-speed clock to data access

■ 3.3 V low power

❐ Active as low as 225 mA (typ)

❐ Standby as low as 55 mA (typ)

A HIGH on CE₀or LOW on CE₁for one clock cycle powers down

the internal circuitry to reduce the static power consumption. One

cycle with chip enables asserted is required to reactivate the

outputs.

■ Mailbox function for message passing

■ Global master reset

■ Separate byte enables on both ports

■ Commercial and industrial temperature ranges

Additional features include: readback of burst-counter internal

address value on address lines, counter-mask registers to

control the counter wrap-around, counter interrupt (CNTINT)

flags, readback of mask register value on address lines,

retransmit functionality, interrupt flags for message passing,

JTAG for boundary scan, and asynchronous Master Reset

(MRST).

■ IEEE 1149.1-compatible Joint test action group (JTAG)

boundary scan

■ 172-Ball fine-pitch ball grid array (FBGA) (1 mm pitch)

(15 mm × 15 mm)

The CY7C0853V/CY7C0853AV device in this family has limited

features. Please see Address Counter and Mask Register

Operations on page 9 for details.

■ 176-Pin thin quad plastic flatpack (TQFP)

(24 mm × 24 mm × 1.4 mm)

■ Counter wrap around control

❐ Internal mask register controls counter wrap-around

❐ Counter-interrupt flags to indicate wrap-around

❐ Memory block retransmit operation

■ Counter readback on address lines

■ Mask register readback on address lines

■ Dual chip enables on both ports for easy depth expansion

Product Selection Guide

Density

2-Mbit (64 K × 36)

4-Mbit (128 K × 36)

9-Mbit (256 K × 36)

Part number

CY7C0851V/CY7C0851AV

CY7C0852V/CY7C0852AV

CY7C0853V/CY7C0853AV

Max. speed (MHz)

167

4.0

167

4.0

133

4.7

Max. access time - clock to data (ns)

Typical operating current (mA)

Package

225

270

176-pin TQFP, 172-ball FBGA 176-pin TQFP, 172-ball FBGA

172-ball FBGA

Cypress Semiconductor Corporation

Document Number: 38-06070 Rev. *L

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised August 7, 2012

12 3 4 5 6 7...39

中文翻译

下载PDF

CY7C0852AV-133AXC 替代型号

型号	品牌	替代类型	描述	数据表
CY7C0852V-133BBC	CYPRESS	类似代替	FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM

与CY7C0852AV-133AXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C0852AV-133AXI	CYPRESS	获取价格	FLEx36â¢ 3.3 V 32 K / 64 K / 128 K / 256 K Ã
CY7C0852AV-133BBC	CYPRESS	获取价格	FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852AV-133BBI	CYPRESS	获取价格	FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852AV-167AC	CYPRESS	获取价格	FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852AV-167AXC	CYPRESS	获取价格	FLEx36â¢ 3.3 V 32 K / 64 K / 128 K / 256 K Ã
CY7C0852AV-167BBC	CYPRESS	获取价格	FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852V	CYPRESS	获取价格	FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0852V-100AC	CYPRESS	获取价格	Dual-Port SRAM, 128KX36, 5ns, CMOS, PQFP176, 24 X 24 MM, 1.40 MM HEIGHT, TQFP-176
CY7C0852V-100AI	CYPRESS	获取价格	Dual-Port SRAM, 128KX36, 5ns, CMOS, PQFP176, 24 X 24 MM, 1.40 MM HEIGHT, TQFP-176
CY7C0852V-100BBI	CYPRESS	获取价格	Dual-Port SRAM, 128KX36, 5ns, CMOS, PBGA172, 15 X 15 MM, 1 MM PITCH, BGA-172

与CY7C0852AV-133AXC相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

23
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

21
SL74HC10N：高性能三输入与非门解析
2024-09-03

96
AIC1781A 电池充电控制器深度解析
2024-09-03

87

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C0852AV-133AXC

CY7C0852AV-133AXC 数据手册

CY7C0852AV-133AXC 替代型号

与CY7C0852AV-133AXC相关器件

与CY7C0852AV-133AXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C0852AV-133AXC

CY7C0852AV-133AXC 数据手册

CY7C0852AV-133AXC 替代型号

与CY7C0852AV-133AXC相关器件

与CY7C0852AV-133AXC相关文章

您还可以找

您在本页遇到什么问题？