Datasheet > CY7C0430V

CY7C0430V

更新时间： 2024-11-07 00:01:31

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
37页	908K
描述
3.3V 64K x 18 Synchronous QuadPort⑩ Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C0430V 数据手册

30V

PRELIMINARY

CY7C0430V

3.3V 64K x 18

Synchronous QuadPort™ Static RAM

• Counter wrap-around control

Features

— Internal mask register controls counter wrap-around

• True four-ported memory cells which allow simulta-

neous access of the same memory location

• Synchronous Pipelined device

— Counter-Interrupt flags to indicate wrap-around

• Counter readback on address lines

• Mask register readback on address lines

• Interrupt flags for message passing

— 64K x 18 organization

• Pipelined output mode allows fast 133-MHz operation

• High Bandwidth up to 10 Gbps (133 MHz x 18 bits wide

x 4 ports)

• 0.25-micron CMOS for optimum speed/power

• High-speed clock to data access 4.7 ns (max.)

• 3.3V Low operating power

• Master reset for all ports

• Width and depth expansion capabilities

• DualChipEnablesonallportsforeasydepthexpansion

• Separate upper-byte and lower-byte controls on all

ports

— Active = 750mA (maximum)

• 272-BGA package (27 mm x 27 mm 1.27 mm ball pitch)

• Commercial and Industrial temperature ranges

• IEEE 1149.1 JTAG boundary scan

— Standby = 1mA (maximum)

• BIST (Built In Self Test) controller

Top Level Logic Block Diagram

Port 1 Operation-Control Logic Blocks^[1]

Reset

MRST

Logic

R/W

Port-1

Control

Logic

TMS

JTAG

TCK

Controller

TDO

TDI

0P1

1P1

CLKBIST

BIST

CLK

Port 1

I/O

Port 4 Logic Blocks^[2]

I/O - I/O

0P1

17P1

CLK

–A

0P1

15P1

Port 1

Port 2

Port 4

Port 1

MKLD

CNTLD

Counter/

Mask Reg/

Address

CNTINC

CNTRD

RAM

Array

MKRD

Decode

CNTRST

INT

CNTINT

Port 3

Port 2 Logic Blocks^[2]

Port 3 Logic Blocks^[2]

Notes:

1. Port 1 Control Logic Block is detailed on page 2.

2. Port 2, Port 3, and Port 4 Logic Blocks are similar to Port 1 Logic Blocks.

For the most recent information, visit the Cypress web site at www.cypress.com

Cypress Semiconductor Corporation 3901 North First Street San Jose CA 95134

•

408-943-2600

November 18, 1999

12 3 4 5 6 7...37

中文翻译

下载PDF

与CY7C0430V相关器件

型号	品牌	获取价格	描述	数据表
CY7C0430V-100BGC	CYPRESS	获取价格	3.3V 64K x 18 Synchronous QuadPort⑩ Static RA
CY7C0430V-100BGI	CYPRESS	获取价格	3.3V 64K x 18 Synchronous QuadPort⑩ Static RA
CY7C0430V-133BGC	CYPRESS	获取价格	3.3V 64K x 18 Synchronous QuadPort⑩ Static RA
CY7C0430V-133BGI	CYPRESS	获取价格	3.3V 64K x 18 Synchronous QuadPort⑩ Static RA
CY7C0430V18-100BBC	CYPRESS	获取价格	Multi-Port SRAM, 64KX20, 4.5ns, CMOS, PBGA676
CY7C0430V18-133BBC	CYPRESS	获取价格	Multi-Port SRAM, 64KX20, 4ns, CMOS, PBGA676
CY7C04312BV	CYPRESS	获取价格	10 Gb/s 3.3V QuadPort DSE Family
CY7C04312BV-100	CYPRESS	获取价格	10 Gb/s 3.3V QuadPort DSE Family
CY7C04312BV-100BGC	CYPRESS	获取价格	10 Gb/s 3.3V QuadPort DSE Family
CY7C04312BV-133	CYPRESS	获取价格	10 Gb/s 3.3V QuadPort DSE Family