5秒后页面跳转
CY7C0251AV-25AI PDF预览

CY7C0251AV-25AI

更新时间: 2024-09-17 22:41:03
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
19页 242K
描述
3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM

CY7C0251AV-25AI 数据手册

 浏览型号CY7C0251AV-25AI的Datasheet PDF文件第2页浏览型号CY7C0251AV-25AI的Datasheet PDF文件第3页浏览型号CY7C0251AV-25AI的Datasheet PDF文件第4页浏览型号CY7C0251AV-25AI的Datasheet PDF文件第5页浏览型号CY7C0251AV-25AI的Datasheet PDF文件第6页浏览型号CY7C0251AV-25AI的Datasheet PDF文件第7页 
CY7C024AV/025AV/026AV  
CY7C0241AV/0251AV/036AV  
3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM  
• Fully asynchronous operation  
• Automatic power-down  
• Expandable data bus to 32/36 bits or more using  
Master/Slave chip select when using more than one  
device  
• On-chip arbitration logic  
• Semaphores included to permit software handshaking  
between ports  
• INT flag for port-to-port communication  
• Separate upper-byte and lower-byte control  
• Pin select for Master or Slave  
• Commercial and industrial temperature ranges  
• Available in 100-pin TQFP  
Features  
• True dual-ported memory cells which allow  
simultaneous access of the same memory location  
• 4/8/16K × 16 organization (CY7C024AV/025AV/026AV)  
• 4/8K × 18 organization (CY7C0241AV/0251AV)  
• 16K × 18 organization (CY7C036AV)  
• 0.35-micron CMOS for optimum speed/power  
• High-speed access: 20 and 25 ns  
• Low operating power  
— Active: ICC = 115 mA (typical)  
Standby: ISB3 = 10 µA (typical)  
Logic Block Diagram  
R/W  
R/W  
UB  
L
R
R
UB  
L
CE  
CE  
LB  
L
R
LB  
L
R
OE  
OE  
R
L
[1]  
8/9  
8/9  
8/9  
8/9  
[1]  
15/17L  
I/O  
–I/O  
I/O  
–I/O  
8/9L  
8/9L  
15/17R  
[2]  
I/O  
Control  
I/O  
Control  
[2]  
7/8L  
I/O –I/O  
I/O –I/O  
7/8R  
0L  
0L  
12/13/14  
12/13/14  
[3]  
[3]  
Address  
Decode  
Address  
Decode  
True Dual-Ported  
A –A  
A
A
–A  
0L 11/1213L  
0R 11/12/13R  
RAM Array  
[3]  
[3]  
12/13/14  
12/13/14  
A –A  
–A  
0L 11/12/13L  
0R 11/12/13R  
CE  
CE  
Interrupt  
Semaphore  
Arbitration  
L
R
OE  
OE  
L
R
R/W  
R/W  
L
R
SEM  
SEM  
L
R
[4]  
[4]  
BUSY  
BUSY  
INT  
UB  
L
R
R
R
R
INT  
L
UB  
L
LB  
M/S  
LB  
L
Notes:  
1. I/O –I/O for x16 devices; I/O –I/O for x18 devices.  
8
15  
9
17  
2. I/O –I/O for x16 devices; I/O –I/O for x18 devices.  
0
7
0
8
3. A –A for 4K devices; A –A for 8K devices; A –A for 16K devices.  
0
11  
0
12  
0
13  
4. BUSY is an output in master mode and an input in slave mode.  
Cypress Semiconductor Corporation  
Document #: 38-06052 Rev. *E  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised October 12, 2004  

与CY7C0251AV-25AI相关器件

型号 品牌 获取价格 描述 数据表
CY7C0251V CYPRESS

获取价格

3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C0251V-20AC CYPRESS

获取价格

Dual-Port SRAM, 8KX18, 20ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C0251V-25AC CYPRESS

获取价格

Dual-Port SRAM, 8KX18, 25ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C0251V-25AI CYPRESS

获取价格

Dual-Port SRAM, 8KX18, 25ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C025-25AC CYPRESS

获取价格

4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C025-25ACT CYPRESS

获取价格

Dual-Port SRAM, 8KX16, 25ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C025-25AI CYPRESS

获取价格

4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C025-25AXC CYPRESS

获取价格

4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C025-25AXI CYPRESS

获取价格

4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C025-25JC CYPRESS

获取价格

4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY