Datasheet > CY7C024AV_09

CY7C024AV_09

更新时间： 2024-09-18 06:51:39

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
19页	458K
描述
3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C024AV_09 数据手册

CY7C024AV/024BV/025AV/026AV

CY7C0241AV/0251AV/036AV

3.3V 4K/8K/16K x 16/18 Dual-Port

Static RAM

■

Fully asynchronous operation

Automatic power down

Features

■

True dual-ported memory cells which enable simultaneous

access of the same memory location

Expandable data bus to 32 bits, 36 bits or more using Master

and Slave chip select when using more than one device

■

4, 8 or 16K × 16 organization

■

On chip arbitration logic

(CY7C024AV/024BV ^[1]/ 025AV/026AV)

4 or 8K × 18 organization (CY7C0241AV/0251AV)

16K × 18 organization (CY7C036AV)

0.35 micron CMOS for optimum speed and power

High speed access: 20 and 25 ns

Semaphores included to permit software handshaking

between ports

■

INT flag for port-to-port communication

Separate upper byte and lower byte control

Pin select for Master or Slave (M/S)

Low operating power

Commercial and industrial temperature ranges

Available in 100-pin Pb-free TQFP and 100-pin TQFP

❐

Active: I_CC= 115 mA (typical)

❐

Standby: I_SB3= 10 μA (typical)

Logic Block Diagram

R/W_L

UB_L

R/W_R

UB_R

CE_L

CE_R

LB_L

LB_R

OE_L

OE_R

[2]

8/9

[2]

IO_8/9L–IO_15/17L

IO_8/9L–IO_15/17R

[3]

8/9

Control

[3]

IO_0L–IO_7/8L

IO_0L–IO_7/8R

12/13/14

[4]

A_0R–A_11/12/13R

Address

Decode

Address

Decode

[4]

True Dual-Ported

RAM Array

A_0L–A_11/1213L

[4]

12/13/14

A_0L–A_11/12/13L

A_0R–A_11/12/13R

CE_R

CE_L

Interrupt

Semaphore

Arbitration

OE_L

R/W_L

OE_R

R/W_R

SEM_L

SEM_R

[5]

BUSY_L

INT_L

UB_L

BUSY_R

INT_R

UB_R

LB_L

M/S

LB_R

Notes

1. CY7C024AV and CY7C024BV are functionally identical.

2. IO –IO for x16 devices; IO –IO for x18 devices.

3. IO –IO for x16 devices; IO –IO for x18 devices.

4. A –A for 4K devices; A –A for 8K devices; A –A for 16K devices.

5. BUSY is an output in master mode and an input in slave mode.

Cypress Semiconductor Corporation

Document #: 38-06052 Rev. *J

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised December 10, 2008

[+] Feedback

12 3 4 5 6 7...19

中文翻译

下载PDF

与CY7C024AV_09相关器件

型号	品牌	获取价格	描述	数据表
CY7C024AV_11	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM 4
CY7C024AV-15AI	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-15AXI	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-20AC	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-20AI	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-20AXC	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-20AXI	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-25AC	ROCHESTER	获取价格	4KX16 DUAL-PORT SRAM, 25ns, PQFP100, PLASTIC, TQFP-100
CY7C024AV-25AC	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-25AI	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM