Datasheet > CY7C024AV_05

CY7C024AV_05

更新时间： 2024-09-18 04:53:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
19页	248K
描述
3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C024AV_05 数据手册

CY7C024AV/025AV/026AV

CY7C0241AV/0251AV/036AV

3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM

• Automatic power-down

Features

• Expandable data bus to 32/36 bits or more using

Master/Slave chip select when using more than one

device

• True dual-ported memory cells which allow

simultaneous access of the same memory location

• 4/8/16K × 16 organization (CY7C024AV/025AV/026AV)

• 4/8K × 18 organization (CY7C0241AV/0251AV)

• 16K × 18 organization (CY7C036AV)

• 0.35-micron CMOS for optimum speed/power

• High-speed access: 20 and 25 ns

• On-chip arbitration logic

• Semaphores included to permit software handshaking

between ports

• INT flag for port-to-port communication

• Separate upper-byte and lower-byte control

• Pin select for Master or Slave

• Low operating power

• Commercial and industrial temperature ranges

• Available in 100-pin Lead (Pb)-free TQFP and 100-pin

TQFP

— Active: I_CC= 115 mA (typical)

—Standby: I_SB3= 10 μA (typical)

• Fully asynchronous operation

Logic Block Diagram

R/W_L

UB_L

R/W_R

UB_R

CE_L

CE_R

LB_L

LB_R

OE_L

OE_R

[1]

8/9

[1]

8/9

I/O_8/9L–I/O_15/17L

I/O_8/9L–I/O_15/17R

[2]

8/9

I/O

Control

I/O

Control

[2]

I/O_0L–I/O_7/8L

I/O_0L–I/O_7/8R

12/13/14

[3]

Address

Decode

Address

Decode

True Dual-Ported

A_0L–A_11/1213L

A_0R–A_11/12/13R

RAM Array

[3]

12/13/14

A_0L–A_11/12/13L

A_0R–A_11/12/13R

CE_R

CE_L

Interrupt

Semaphore

Arbitration

OE_L

R/W_L

OE_R

R/W_R

SEM_L

[4]

SEM_R

[4]

BUSY_L

INT_L

UB_L

BUSY_R

INT_R

UB_R

LB_L

M/S

LB_R

Notes:

1. I/O –I/O for x16 devices; I/O –I/O for x18 devices.

2. I/O –I/O for x16 devices; I/O –I/O for x18 devices.

3. A –A for 4K devices; A –A for 8K devices; A –A for 16K devices.

4. BUSY is an output in master mode and an input in slave mode.

Cypress Semiconductor Corporation

Document #: 38-06052 Rev. *H

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised June 15, 2005

12 3 4 5 6 7...19

中文翻译

下载PDF

与CY7C024AV_05相关器件

型号	品牌	获取价格	描述	数据表
CY7C024AV_09	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV_11	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM 4
CY7C024AV-15AI	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-15AXI	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-20AC	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-20AI	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-20AXC	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-20AXI	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
CY7C024AV-25AC	ROCHESTER	获取价格	4KX16 DUAL-PORT SRAM, 25ns, PQFP100, PLASTIC, TQFP-100
CY7C024AV-25AC	CYPRESS	获取价格	3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM