Datasheet > CY7B9920-7SI[20]

CY7B9920-7SI[20]

更新时间： 2024-09-30 05:09:27

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		时钟
页数	文件大小	规格书
11页	373K
描述
Low Skew Clock Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7B9920-7SI[20] 数据手册

CY7B9910

CY7B9920

Low Skew Clock Buffer

The completely integrated PLL enables “zero delay” capability.

External divide capability, combined with the internal PLL, allows

distribution of a low frequency clock that is multiplied by virtually

any factor at the clock destination. This facility minimizes clock

distribution difficulty while allowing maximum system clock

speed and flexibility.

Features

■ All outputs skew <100 ps typical (250 max.)

■ 15 to 80 MHz output operation

■ Zero input to output delay

■ 50% duty cycle outputs

Block Diagram Description

■ Outputs drive 50Ω terminated lines

■ Low operating current

Phase Frequency Detector and Filter

The Phase Frequency Detector and Filter blocks accept inputs

from the reference frequency (REF) input and the feedback (FB)

input and generate correction information to control the

frequency of the Voltage Controlled Oscillator (VCO). These

blocks, along with the VCO, form a Phase Locked Loop (PLL)

that tracks the incoming REF signal.

■ 24-pin SOIC package

■ Jitter:<200 ps peak to peak, <25 ps RMS

Functional Description

The CY7B9910 and CY7B9920 Low Skew Clock Buffers offer

low skew system clock distribution. These multiple output clock

drivers optimize the timing of high performance computer

systems. Each of the eight individual drivers can drive terminated

transmission lines with impedances as low as 50Ω. They deliver

minimal and specified output skews and full swing logic levels

(CY7B9910 TTL or CY7B9920 CMOS).

VCO

The VCO accepts analog control inputs from the PLL filter block

and generates a frequency. The operational range of the VCO is

determined by the FS control pin.

Logic Block Diagram

TEST

VOLTAGE

PHASE

FREQ

DET

FILTER

CONTROLLED

OSCILLATOR

REF

Cypress Semiconductor Corporation

Document Number: 38-07135 Rev. *B

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised August 07, 2007

[+] Feedback

12 3 4 5 6 7...11

中文翻译

下载PDF

与CY7B9920-7SI[20]相关器件

型号	品牌	获取价格	描述	数据表
CY7B9920-7SIT	CYPRESS	获取价格	PLL Based Clock Driver, 7B Series, 8 True Output(s), 0 Inverted Output(s), BICMOS, PDSO24,
CY7B992-2	CYPRESS	获取价格	Programmable Skew Clock Buffer
CY7B992-2JC	CYPRESS	获取价格	Programmable Skew Clock Buffer
CY7B992-2JCT	CYPRESS	获取价格	Programmable Skew Clock Buffer
CY7B992-5	CYPRESS	获取价格	Programmable Skew Clock Buffer
CY7B992-5JC	CYPRESS	获取价格	Programmable Skew Clock Buffer
CY7B992-5JCT	CYPRESS	获取价格	Programmable Skew Clock Buffer
CY7B992-5JI	CYPRESS	获取价格	Programmable Skew Clock Buffer
CY7B992-5JI[27]	CYPRESS	获取价格	Programmable Skew Clock Buffer
CY7B992-5JIT	CYPRESS	获取价格	Programmable Skew Clock Buffer