Datasheet > CY7B9910-7SIT

CY7B9910-7SIT

更新时间： 2024-02-02 09:47:08

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		信息通信管理光电二极管
页数	文件大小	规格书
11页	356K
描述
PLL Based Clock Driver, 7B Series, 8 True Output(s), 0 Inverted Output(s), BICMOS, PDSO24, 0.300 INCH, MO-119, SOIC-24

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7B9910-7SIT 数据手册

CY7B9910

CY7B9920

Low Skew Clock Buffer

Features

Block Diagram Description

■ All Outputs Skew <100 ps typical (250 max.)

■ 15 to 80 MHz Output Operation

■ Zero Input to Output Delay

Phase Frequency Detector and Filter

The Phase Frequency Detector and Filter blocks accept inputs

from the reference frequency (REF) input and the feedback (FB)

input and generate correction information to control the

frequency of the Voltage Controlled Oscillator (VCO). These

blocks, along with the VCO, form a Phase Locked Loop (PLL)

that tracks the incoming REF signal.

■ 50% Duty Cycle Outputs

■ Outputs drive 50Ω terminated lines

■ Low Operating Current

VCO

■ 24-pin SOIC Package

The VCO accepts analog control inputs from the PLL filter block

and generates a frequency. The operational range of the VCO is

determined by the FS control pin.

■ Jitter: <200 ps Peak to Peak, <25 ps RMS

Functional Description

The CY7B9910 and CY7B9920 Low Skew Clock Buffers offer

low skew system clock distribution. These multiple output clock

drivers optimize the timing of high performance computer

systems. Each of the eight individual drivers can drive terminated

transmission lines with impedances as low as 50Ω. They deliver

minimal and specified output skews and full swing logic levels

(CY7B9910 TTL or CY7B9920 CMOS).

The completely integrated PLL enables “zero delay” capability.

External divide capability, combined with the internal PLL, allows

distribution of a low frequency clock that is multiplied by virtually

any factor at the clock destination. This facility minimizes clock

distribution difficulty while allowing maximum system clock

speed and flexibility.

Logic Block Diagram

TEST

VOLTAGE

PHASE

FREQ

DET

FILTER

CONTROLLED

OSCILLATOR

REF

Cypress Semiconductor Corporation

Document Number: 38-07135 Rev. *D

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised September 10, 2009

[+] Feedback

12 3 4 5 6 7...11

下载PDF

与CY7B9910-7SIT相关器件

型号	品牌	描述	获取价格	数据表
CY7B9910-7SXC	CYPRESS	Low Skew Clock Buffer	获取价格
CY7B9910-7SXC	ROCHESTER	7B SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, 0.300 I	获取价格
CY7B9910-7SXCT	CYPRESS	Low Skew Clock Buffer	获取价格
CY7B9911	CYPRESS	High-Speed Low-Voltage Programmable Skew Clock Buffer LV-PSCB	获取价格
CY7B9911_07	CYPRESS	Programmable Skew Clock Buffer	获取价格
CY7B9911_08	CYPRESS	Programmable Skew Clock Buffer	获取价格