1CY54/74FCT377T
Data sheet acquired from Cypress Semiconductor Corporation.
Data sheet modified to remove devices not offered.
CY54/74FCT377T
8-Bit Register
SCCS023 - May1994 - Revised March 2000
• Clock Enable for address and data synchronization
Features
application
• Function, pinout and drive compatible with FCT and
• Eight edge-triggered D flip-flops
• Extended commercial range of −40˚C to +85˚C
F logic
• FCT-C speed at 5.2 ns max. (Com’l)
FCT-A speed at 7.2 ns max. (Com’l)
• Reduced VOH (typically = 3.3V) versions of equivalent
FCT functions
• Edge-rate control circuitry for significantly improved
noise characteristics
• Power-off disable feature
• Matched rise and fall times
• ESD > 2000V
Functional Description
The FCT377T has eight triggered D-type flip-flops with
individual D inputs. The common buffered clock inputs (CP)
loads all flip-flops simultaneously when the Clock Enable (CE)
is LOW. The register is fully edge-triggered. The state of each
D input, one set-up time before the LOW-to-HIGH clock
transition, is transferred to the corresponding flip-flop’s O out-
put. The CE input must be stable only one set-up time prior to
the LOW-to-HIGH clock transition for predictable operation.
• Fully compatible with TTL input and output logic levels
• Sink Current
64 mA (Com’l),
32 mA (Mil)
32 mA (Com’l),
12 mA (Mil)
The outputs are designed with a power-off disable feature to
allow for live insertion of boards.
Source Current
Logic Block Diagram
D
0
D
D
2
D
D
D
5
D
D
7
1
3
4
6
CE
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
Q
CP
CP
CP
CP
CP
CP
CP
CP
CP
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
Pin Configurations
Logic Symbol
SOIC/QSOP
Top View
LCC
Top View
CE
1
V
20
19
18
17
16
CC
O
0
O
2
3
4
5
6
7
7
6
D
0
D
D
7
6 5 4
8
D
D
O
D
O
D
O
D
D
O
D
O
D
O
0
1
2
3
4
5
6
7
D
1
O
D
0
3
9
3
2
1
CP
O
1
O
O
D
6
5
GND
CP
O
0
10
11
CE
O
2
CE
O
15
14
O
4
V
CC
D
2
12
13
O
4
20
19
7
5
4
0
1
2
3
5
6
7
D
O
7
4
D
3
D
8
13
12
11
1516 17 18
14
O
3
O
9
4
GND
10
CP
Copyright © 2000, Texas Instruments Incorporated