5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> CY74FCT2652ATQC
CY74FCT2652ATQC PDF预览

CY74FCT2652ATQC

更新时间： 2024-11-21 12:59:47
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
7页 54K
描述
FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, 0.150 INCH, QSOP-24

阅读下载

中文翻译

获取价格

CY74FCT2652ATQC 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：SOIC包装说明：SSOP, SSOP24,.24
针数：24Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.35其他特性：WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
控制类型：INDEPENDENT CONTROL计数方向：BIDIRECTIONAL
系列：FCTJESD-30 代码：R-PDSO-G24
长度：8.65 mm逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
最大I（ol）：0.012 A位数：8
功能数量：1端口数量：2
端子数量：24最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE WITH SERIES RESISTOR
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP24,.24
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
Prop。Delay @ Nom-Sup：6.3 ns传播延迟（tpd）：6.3 ns
认证状态：Not Qualified座面最大高度：1.75 mm
子类别：Bus Driver/Transceiver最大供电电压 (Vsup)：5.25 V
最小供电电压 (Vsup)：4.75 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
触发器类型：POSITIVE EDGE宽度：3.9116 mm
Base Number Matches：1

CY74FCT2652ATQC 数据手册

 浏览型号CY74FCT2652ATQC的Datasheet PDF文件第2页浏览型号CY74FCT2652ATQC的Datasheet PDF文件第3页浏览型号CY74FCT2652ATQC的Datasheet PDF文件第4页浏览型号CY74FCT2652ATQC的Datasheet PDF文件第5页浏览型号CY74FCT2652ATQC的Datasheet PDF文件第6页浏览型号CY74FCT2652ATQC的Datasheet PDF文件第7页 
1CY54/  
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT2652T  
SCCS044 - May 1994 - Revised March 2000  
8-Bit Registered Transceiver  
mission of data directly from the input bus or from the internal  
storage registers. GAB and GBA control pins are provided to  
control the transceiver functions. SAB and SBA control pins are  
provided to select either real-time or stored data transfer.  
Features  
•
Function and pinout compatible with FCT and F logic  
•
FCT-C speed at 5.4 ns max. (Com’l)  
FCT-A speed at 6.3 ns max. (Com’l)  
The circuitry used for select control will eliminate the typical  
decoding glitch that occurs in a multiplexer during transition  
between stored and real-time data. A LOW input level selects  
real-time data and a HIGH selects stored data. Data on the A  
or B data bus, or both, can be stored in the internal D flip-flops  
by LOW-to-HIGH transitions at the appropriate clock pins  
(CPAB or CPBA), regardless of the select or enable control  
pins. When SAB and SBA are in the real-time transfer mode,  
it is also possible to store data without using the internal  
D-type flip-flops by simultaneously enabling GAB and GBA. In  
this configuration, each output reinforces its input. Thus, when all  
other data sources to the two sets of bus lines are at high imped-  
ance, each set of bus lines will remain at its last state.  
•
•
•
25Ω output series resistors to reduce transmission line  
reflection noise  
Reduced VOH (typically = 3.3V) versions of equivalent  
FCT functions  
Edge-rate control circuitry for significantly improved  
noise characteristics  
•
•
•
•
Power-off disable feature  
Matched rise and fall times  
Fully compatible with TTL input and output logic levels  
Sink current  
Source current  
12 mA  
15 mA  
•
•
•
•
ESD > 2000V  
On-chip termination resistors are added to the outputs to  
reduce system noise caused by reflections. The FCT2652T  
can replace the FCT652T to reduce noise in existing designs.  
Independent register for A and B buses  
Multiplexed real-time and stored data transfer  
Extended commercial temp. range of –40˚C to +85˚C  
The outputs are designed with a power-off disable feature to  
allow for live insertion of boards  
Functional Description  
The FCT2652T consists of bus transceiver circuits, D-type  
flip-flops, and control circuitry arranged for multiplexed trans-  
LogicBlockDiagram  
Pin Configurations  
CPBA  
GAB  
SBA  
SAB  
SOIC/QSOP  
Top View  
GBA  
CPAB  
1
CPAB  
SAB  
24  
23  
22  
21  
BREG  
V
CC  
CPBA  
2
1OF8CHANNELS  
3
GAB  
SBA  
D
4
A
1
GBA  
C
A
2
5
B
1
20  
19  
A
3
B
2
6
A
1
A
4
B
3
7
18  
17  
16  
A
5
B
4
8
AREG  
D
B
1
A
6
B
5
9
A
7
B
6
10  
11  
12  
15  
14  
13  
A
8
B
7
C
GND  
B
8
FCT2652T–3  
TO  
7 OTHERCHANNELS  
FCT2652T–1  
Copyright © 2000, Texas Instruments Incorporated  
1234567

中文翻译

下载PDF

CY74FCT2652ATQC 替代型号

型号 品牌 替代类型 描述 数据表
CY74FCT2652ATQCTG4 TI

功能相似

 FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, QSOP-24
CY74FCT2652ATQCTE4 TI

功能相似

 暂无描述
CY74FCT2652ATQCT TI

功能相似

 8-Bit Registered Transceiver

与CY74FCT2652ATQC相关器件

型号 品牌 获取价格 描述 数据表
CY74FCT2652ATQCT TI

获取价格

 		8-Bit Registered Transceiver
CY74FCT2652ATQCTE4 TI

获取价格

 		暂无描述
CY74FCT2652ATQCTG4 TI

获取价格

 		FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, QSOP-24
CY74FCT2652ATSOCT CYPRESS

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.300 IN
CY74FCT2652CTQCT TI

获取价格

 		8-Bit Registered Transceiver
CY74FCT2652CTSOCT CYPRESS

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.300 IN
CY74FCT2652T TI

获取价格

 		8-Bit Registered Transceiver
CY74FCT2652TQSOP TI

获取价格

 		8-Bit Registered Transceiver
CY74FCT2652TSOC CYPRESS

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.300 IN
CY74FCT2652TSOCR CYPRESS

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO24, 0.300 IN

与CY74FCT2652ATQC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证