5秒后页面跳转
CY74FCT16543CTPVCT PDF预览

CY74FCT16543CTPVCT

更新时间: 2024-11-14 09:42:55
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器
页数 文件大小 规格书
8页 72K
描述
16-Bit Latched Transceivers

CY74FCT16543CTPVCT 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SSOP
包装说明:SSOP, SSOP56,.4针数:56
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.72Is Samacsys:N
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:FCTJESD-30 代码:R-PDSO-G56
JESD-609代码:e4长度:18.41 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.064 A
湿度敏感等级:1位数:8
功能数量:2端口数量:2
端子数量:56最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP56,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):0.5 mA
Prop。Delay @ Nom-Sup:8.5 ns传播延迟(tpd):5.6 ns
认证状态:Not Qualified施密特触发器:No
座面最大高度:2.79 mm子类别:Bus Driver/Transceiver
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:7.49 mmBase Number Matches:1

CY74FCT16543CTPVCT 数据手册

 浏览型号CY74FCT16543CTPVCT的Datasheet PDF文件第2页浏览型号CY74FCT16543CTPVCT的Datasheet PDF文件第3页浏览型号CY74FCT16543CTPVCT的Datasheet PDF文件第4页浏览型号CY74FCT16543CTPVCT的Datasheet PDF文件第5页浏览型号CY74FCT16543CTPVCT的Datasheet PDF文件第6页浏览型号CY74FCT16543CTPVCT的Datasheet PDF文件第7页 
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT16543T  
CY74FCT162543T  
CY74FCT162H543T  
SCCS059 - August 1994 - Revised March 2000  
16-Bit Latched Transceivers  
Features  
Functional Description  
• FCT-E speed at 3.4 ns  
• Power-off disable outputs permits live insertion  
• Edge-rate control circuitry for significantly improved  
noise characteristics  
• Typical output skew < 250 ps  
• ESD > 2000V  
• TSSOP (19.6-mil pitch) and SSOP (25-mil pitch)  
packages  
• Industrial temperature range of 40˚C to +85˚C  
• VCC = 5V ± 10%  
The CY74FCT16543T and CY74FCT162543T are 16-bit,  
high-speed, low power latched transceivers that are organized as two  
independent 8-bit D-type latched transceivers containing two sets of  
eight D-type latches with separate Latch Enable (LEAB, LEAB) and  
Output Enable (OEAB, OEAB) controls for each set to permit  
independent control of inputting and outputting in either direction of  
data flow. For data flow from A to B, for example, the A-to-B input  
Enable (CEAB) must be LOW in order to enter data from A or to take  
data from B as indicated in the truth table. With CAEB LOW, a LOW  
signal on the A-to-B Latch Enable (LEAB) makes the A-to-B latches  
transparent; a subsequent LOW-to-HIGH transition of the LEAB  
signal puts the A latches in the storage mode and their outputs no  
longer change with the A inputs. With CEAB and OEAB both LOW,  
the three-state B output buffers are active and reflect the data present  
at the output of the A latches. Control of data from B to A is similar,  
but uses CEAB, LEAB, and OEAB inputs flow-through pinout and  
small shrink packaging and in simplifying board design. The output  
buffers are designed with a power-off disable feature to allow live  
insertion of boards.  
CY74FCT16543T Features:  
• 64 mA sink current, 32 mA source current  
• Typical VOLP (ground bounce) <1.0V at VCC = 5V,  
TA = 25˚C  
CY74FCT162543T Features:  
• Balanced 24 mA output drivers  
• Reduced system switching noise  
• Typical VOLP (ground bounce) <0.6V at VCC = 5V,  
TA= 25˚C  
The CY74FCT16543T is ideally suited for driving  
high-capacitance loads and low-impedance backplanes.  
The CY74FCT162543T has 24-mA balanced output drivers  
with current limiting resistors in the outputs. This reduces the  
need for external terminating resistors and provides for  
minimal undershoot and reduced ground bounce. The  
CY74FCT162543T is ideal for driving transmission lines.  
CY74FCT162H543T Features:  
• Bus hold retains last active state  
• Eliminates the need for external pull-up or pull-down  
resistors  
The CY74FCT162H543T is a 24-mA balanced output part that  
has “bus hold” on the data inputs. The device retains the  
input’s last state whenever the input goes to high impedance.  
This eliminates the need for pull-up/down resistors and  
prevents floating inputs.  
Copyright © 2000, Texas Instruments Incorporated  

CY74FCT16543CTPVCT 替代型号

型号 品牌 替代类型 描述 数据表
SN74ABT16646DLR TI

完全替代

16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74ABT16646DGGR TI

完全替代

16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
SN74ABT16543DGGR TI

完全替代

16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

与CY74FCT16543CTPVCT相关器件

型号 品牌 获取价格 描述 数据表
CY74FCT16543ETPACT CYPRESS

获取价格

Registered Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0.240 IN
CY74FCT16543ETPACT TI

获取价格

16-Bit Latched Transceivers
CY74FCT16543ETPVC TI

获取价格

16-Bit Latched Transceivers
CY74FCT16543ETPVCT TI

获取价格

16-Bit Latched Transceivers
CY74FCT16543ETPVCT CYPRESS

获取价格

Registered Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0.300 IN
CY74FCT16543T TI

获取价格

16-Bit Latched Transceivers
CY74FCT16543TPACR CYPRESS

获取价格

Registered Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0.240 IN
CY74FCT16543TPACT CYPRESS

获取价格

Registered Bus Transceiver, FCT Series, 2-Func, 8-Bit, True Output, CMOS, PDSO56, 0.240 IN
CY74FCT16543TPVC TI

获取价格

16-Bit Latched Transceivers
CY74FCT16543TPVCR TI

获取价格

FCT SERIES, DUAL 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, 0.635 MM P