5秒后页面跳转
CY74FCT163500SSOP PDF预览

CY74FCT163500SSOP

更新时间: 2024-11-07 05:31:03
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
7页 66K
描述
18-Bit Registered Transceiver

CY74FCT163500SSOP 数据手册

 浏览型号CY74FCT163500SSOP的Datasheet PDF文件第2页浏览型号CY74FCT163500SSOP的Datasheet PDF文件第3页浏览型号CY74FCT163500SSOP的Datasheet PDF文件第4页浏览型号CY74FCT163500SSOP的Datasheet PDF文件第5页浏览型号CY74FCT163500SSOP的Datasheet PDF文件第6页浏览型号CY74FCT163500SSOP的Datasheet PDF文件第7页 
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT163500  
SCCS066 - June 1997 - Revised March 2000  
18-Bit Registered Transceiver  
Features  
Functional Description  
• Low power, pin-compatible replacement for LCX and  
LPT families  
• 5V tolerant inputs and outputs  
The CY74FCT163500 is an 18-bit universal bus transceiver  
that can be operated in transparent, latched, or clock modes  
by combining D-type latches and D-type flip-flops. Data flow in  
each direction is controlled by output-enable (OEAB and  
OEBA), latch enable (LEAB and LEBA), and clock inputs  
(CLKAB and CLKBA) inputs. For A-to-B data flow, the device  
operates in transparent mode when LEAB is HIGH. When  
LEAB is LOW, the A data is latched if CLKAB is held at a HIGH  
or LOW logic level. If LEAB is LOW, the A bus data is stored in  
the latch/flip-flop on the HIGH-to-LOW transition of CLKAB.  
OEAB performs the output enable function on the B port. Data  
flow from B-to-A is similar to that of A-to-B and is controlled by  
OEBA, LEBA, and CLKBA.  
• 24 mA balanced drive outputs  
• Power-off disable outputs permits live insertion  
• Edge-rate control circuitry for reduced noise  
• FCT-C speed at 4.6 ns  
• Latch-up performance exceeds JEDEC standard no. 17  
• ESD > 2000V per MIL-STD-883D, Method 3015  
• Typical output skew < 250ps  
• Industrial temperature range of –40˚C to +85˚C  
• TSSOP (19.6-mil pitch) or SSOP (25-mil pitch)  
• Typical Volp (ground bounce) performance exceeds Mil  
Std 883D  
The CY74FCT163500 has 24-mA balanced output drivers  
with current limiting resistors in the outputs. This reduces the  
need for external terminating resistors and provides for  
minimal undershoot and reduced ground bounce.The inputs  
and outputs are capable of being driven by 5.0V busses,  
allowing them to be used in mixed voltage systems as  
translators. The outputs are also designed with a power off  
disable feature enabling them to be used in applications  
requiring live insertion.  
• VCC = 2.7V to 3.6V  
Logic Block Diagram  
Pin Configuration  
SSOP/TSSOP  
Top View  
GND  
1
2
3
4
56  
55  
54  
OEAB  
LEAB  
CLKAB  
B
1
A
1
OEAB  
GND  
GND  
53  
52  
51  
50  
B
2
A
2
5
6
CLKBA  
B
V
A
3
3
V
CC  
CC  
LEBA  
OEBA  
7
B
A
4
4
5
6
49  
48  
47  
46  
8
A
A
B
B
5
6
9
CLKAB  
LEAB  
10  
11  
GND  
GND  
A
7
B
7
45  
44  
43  
12  
13  
A
A
B
B
B
8
9
8
C
D
C
D
14  
15  
16  
17  
18  
9
B
1
A
10  
42  
41  
A
1
10  
A
A
B
11  
B
12  
11  
12  
40  
39  
38  
GND  
GND  
C
D
C
D
A
A
A
B
13  
14  
15  
19  
20  
21  
22  
23  
13  
14  
15  
B
37  
36  
35  
34  
B
V
V
CC  
CC  
B
16  
A
16  
17  
A
33  
32  
31  
30  
29  
B
17  
24  
25  
TO 17 OTHER CHANNELS  
GND  
GND  
A
B
18  
26  
27  
28  
18  
OEBA  
LEBA  
CLKBA  
GND  
Copyright © 2000, Texas Instruments Incorporated  

与CY74FCT163500SSOP相关器件

型号 品牌 获取价格 描述 数据表
CY74FCT163500TSSOP TI

获取价格

18-Bit Registered Transceiver
CY74FCT163501 TI

获取价格

18-Bit Registered Transceivers
CY74FCT163501CPAC TI

获取价格

18-Bit Registered Transceivers
CY74FCT163501CPACT TI

获取价格

18-Bit Registered Transceivers
CY74FCT163501CPVC TI

获取价格

18-Bit Registered Transceivers
CY74FCT163501CPVCT TI

获取价格

18-Bit Registered Transceivers
CY74FCT163501SSOP TI

获取价格

18-Bit Registered Transceivers
CY74FCT163501TSSOP TI

获取价格

18-Bit Registered Transceivers
CY74FCT163543 TI

获取价格

16-Bit Latched Transceiver
CY74FCT163543APVC TI

获取价格

16-Bit Latched Transceiver