5秒后页面跳转
CY62187EV30_11 PDF预览

CY62187EV30_11

更新时间: 2024-10-02 09:42:51
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
14页 510K
描述
64-Mbit (4 M × 16) Static RAM

CY62187EV30_11 数据手册

 浏览型号CY62187EV30_11的Datasheet PDF文件第2页浏览型号CY62187EV30_11的Datasheet PDF文件第3页浏览型号CY62187EV30_11的Datasheet PDF文件第4页浏览型号CY62187EV30_11的Datasheet PDF文件第5页浏览型号CY62187EV30_11的Datasheet PDF文件第6页浏览型号CY62187EV30_11的Datasheet PDF文件第7页 
CY62187EV30 MoBL®  
64-Mbit (4 M × 16) Static RAM  
64-Mbit (4  
M × 16) Static RAM  
ideal for providing More Battery Life(MoBL®) in portable  
applications such as cellular telephones. The device also has an  
automatic power down feature that significantly reduces power  
consumption by 99 percent when addresses are not toggling.  
The device can also be put into standby mode when deselected  
(CE1 HIGH or CE2 LOW or both BHE and BLE are HIGH). The  
input and output pins (I/O0 through I/O15) are placed in a high  
impedance state when: deselected (CE1HIGH or CE2 LOW),  
outputs are disabled (OE HIGH), both Byte High Enable and Byte  
Low Enable are disabled (BHE, BLE HIGH), or during a write  
operation (CE1 LOW, CE2 HIGH and WE LOW).  
Features  
Very High Speed  
55 ns  
Wide Voltage Range  
2.2 V to 3.7 V  
Ultra Low Standby Power  
Typical Standby Current: 8 A  
Maximum Standby Current: 48 A  
Ultra Low Active Power  
Typical Active Current: 7.5 mA at f = 1 MHz  
To write to the device, take Chip Enables (CE1 LOW and CE2  
HIGH) and Write Enable (WE) input LOW. If Byte Low Enable  
(BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is  
written into the location specified on the address pins (A0 through  
Easy Memory Expansion with CE1, CE2, and OE Features  
Automatic Power Down when Deselected  
CMOS for Optimum Speed and Power  
A
21). If Byte High Enable (BHE) is LOW, then data from I/O pins  
(I/O8 through I/O15) is written into the location specified on the  
address pins (A0 through A21).  
Available in Pb-Free 48-ball FBGA Package  
To read from the device, take Chip Enables (CE1 LOW and CE2  
HIGH) and Output Enable (OE) LOW while forcing the Write  
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data  
from the memory location specified by the address pins appear  
on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from  
memory appears on I/O8 to I/O15. See the Truth Table on page  
9 for a complete description of read and write modes.  
Functional Description  
The CY62187EV30 is a high performance CMOS static RAM  
organized as 4 M words by 16 bits[1]. This device features  
advanced circuit design to provide ultra low active current. It is  
Logic Block Diagram  
DATA-IN DRIVERS  
A10  
A 9  
A 8  
A 7  
A 6  
A 5  
A 4  
A 3  
4096K × 16  
RAM Array  
I/O0–I/O7  
I/O8–I/O15  
A 2  
A 1  
A 0  
COLUMN DECODER  
BHE  
WE  
CE2  
CE  
1
OE  
BLE  
Powerdown  
Circuit  
Note  
1. For best practice recommendations, refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.  
Cypress Semiconductor Corporation  
Document Number: 001-48998 Rev. *E  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised February 22, 2011  
[+] Feedback  

与CY62187EV30_11相关器件

型号 品牌 获取价格 描述 数据表
CY62187EV30_1106 CYPRESS

获取价格

64-Mbit (4 M x 16) Static RAM Ultra low standby power
CY62187EV30_12 CYPRESS

获取价格

64-Mbit (4 M × 16) Static RAM
CY62187EV30LL CYPRESS

获取价格

64-Mbit (4 M × 16) Static RAM
CY62187EV30LL-55BAXI CYPRESS

获取价格

64 Mbit (4M x 16) Static RAM
CY62187EV30LL-55BAXI INFINEON

获取价格

Asynchronous SRAM
CY62187EV30LL-55BAXI_12 CYPRESS

获取价格

64-Mbit (4 M × 16) Static RAM
CY62187EV30LL-55BAXIT CYPRESS

获取价格

Standard SRAM, 4MX16, 55ns, CMOS, PBGA48, 8 X 9.50 MM, 1.40 MM HEIGHT, LEAD FREE, MO-205,
CY62187EV30LL-55BAXIT INFINEON

获取价格

Asynchronous SRAM
CY62187EV30LL-70BAXI CYPRESS

获取价格

64 Mbit (4M x 16) Static RAM
CY62187G30-55BAXI INFINEON

获取价格

Asynchronous SRAM