CY62157BV18LL
MoBL2™
ADVANCE INFORMATION
512K x 16 Static RAM
through I/O ) are placed in a high-impedance state when:
Features
15
deselected (CE HIGH), outputs are disabled (OE HIGH), BHE
and BLE are disabled (BHE, BLE HIGH), or during a write
operation (CE LOW and WE LOW).
• Low voltage range:
— CY62157BV18LL: 1.65V–1.95V
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
• Ultra-low active, standby power
• Easy memory expansion with CE and OE features
• TTL-compatible inputs and outputs
• Automatic power-down when deselected
• CMOS for optimum speed/power
(BLE) is LOW, then data from I/O pins (I/O through I/O ), is
0
7
written into the location specified on the address pins (A
0
through A ). If Byte High Enable (BHE) is LOW, then data
18
from I/O pins (I/O through I/O ) is written into the location
8
15
specified on the address pins (A through A ).
0
18
Functional Description
Reading from the device is accomplished by taking Chip En-
able (CE) and Output Enable (OE) LOW while forcing the Write
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then
data from the memory location specified by the address pins
The CY62157BV18LL is a high-performance CMOS static
RAM organized as 512K words by 16 bits. This device features
advanced circuit design to provide ultra-low active current.
This is ideal for providing More Battery Life™ (MoBL™) in por-
table applications such as cellular telephones. The device also
has an automatic power-down feature that significantly reduc-
es power consumption by 99% when addresses are not tog-
gling. The device can also be put into standby mode when
will appear on I/O to I/O . If Byte High Enable (BHE) is LOW,
0
7
then data from memory will appear on I/O to I/O . See the
8
15
truth table at the back of this datasheet for a complete descrip-
tion of read and write modes.
The CY62157BV18LL is available in a 48-Ball FBGA package.
deselected (CE HIGH, CS2 LOW). The input/output pins (I/O
0
Logic Block Diagram
DATA IN DRIVERS
A9
A8
A7
A6
A5
A4
A3
A2
256K x 16
RAM Array
1024 X 4096
I/O0 – I/O7
I/O8 – I/O15
A1
A0
COLUMN DECODER
BHE
WE
CEx
OE
BLE
CEx is the combination of CE and CS2
62157V–1
MoBL, MoBL2, and More Battery Life are trademarks of Cypress Semiconductor Corporation.
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
March 23, 2000