5秒后页面跳转
CY62148VNLL PDF预览

CY62148VNLL

更新时间: 2024-11-24 09:42:47
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
10页 389K
描述
4 Mbit (512K x 8) Static RAM

CY62148VNLL 数据手册

 浏览型号CY62148VNLL的Datasheet PDF文件第2页浏览型号CY62148VNLL的Datasheet PDF文件第3页浏览型号CY62148VNLL的Datasheet PDF文件第4页浏览型号CY62148VNLL的Datasheet PDF文件第5页浏览型号CY62148VNLL的Datasheet PDF文件第6页浏览型号CY62148VNLL的Datasheet PDF文件第7页 
CY62148VN MoBL®  
4 Mbit (512K x 8) Static RAM  
applications such as cellular telephones. The device also has an  
automatic power down feature that significantly reduces power  
consumption by 99 percent when addresses are not toggling.  
The device can be put into standby mode when deselected (CE  
HIGH).  
Features  
Wide Voltage Range: 2.7V to 3.6V  
Ultra Low Active Power  
Low Standby Power  
Writing to the device is accomplished by taking Chip Enable (CE)  
and Write Enable (WE) inputs LOW. Data on the eight I/O pins  
(I/O0 through I/O7) is then written into the location specified on  
the address pins (A0 through A18).  
TTL-compatible Inputs and Outputs  
Automatic Power Down when deselected  
CMOS for optimum Speed and Power  
Reading from the device is accomplished by taking Chip Enable  
(CE) and Output Enable (OE) LOW while forcing Write Enable  
(WE) HIGH. Under these conditions, the contents of the memory  
location specified by the address pins appear on the I/O pins.  
Package available in a 32-Pin TSOP II and a 32-Pin SOIC  
Package  
The eight input/output pins (I/O0 through I/O7) are placed in a  
high impedance state when the device is deselected (CE HIGH),  
the outputs are disabled (OE HIGH), or during a write operation  
(CE LOW and WE LOW).  
Functional Description  
The CY62148VN is a high performance CMOS static RAM  
organized as 512K words by eight bits. This device features  
advanced circuit design to provide ultra-low active current. This  
is ideal for providing More Battery Life(MoBL) in portable  
For best practice recommendations, refer to the Cypress  
application note AN1064, SRAM System Guidelines.  
Logic Block Diagram  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
0
Data in Drivers  
1
2
3
4
5
A
0
A
1
A
2
A
3
A
4
A
512K x 8  
ARRAY  
5
A
6
A
A
A
7
8
9
6
7
POWER  
DOWN  
COLUMN  
DECODER  
CE  
I/O  
WE  
OE  
Cypress Semiconductor Corporation  
Document Number : 001-55636 Rev. *A  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised April 6, 2010  
[+] Feedback  

与CY62148VNLL相关器件

型号 品牌 获取价格 描述 数据表
CY62148VNLL-70SXI CYPRESS

获取价格

Standard SRAM, 512KX8, 70ns, CMOS, PDSO32, 0.450 INCH, SOIC-32
CY62148VNLL-70ZSXI CYPRESS

获取价格

4 Mbit (512K x 8) Static RAM
CY62156ESL CYPRESS

获取价格

8-Mbit (512 K x 16) Static RAM
CY62156ESL-45BVXI CYPRESS

获取价格

8-Mbit (512 K x 16) Static RAM
CY62156ESL-45BVXI INFINEON

获取价格

Asynchronous SRAM
CY62156ESL-45BVXIT INFINEON

获取价格

Asynchronous SRAM
CY62157BV18LL-55BAI CYPRESS

获取价格

Standard SRAM, 512KX16, 55ns, CMOS, PBGA48, FBGA-48
CY62157BV18LL-70BAI CYPRESS

获取价格

Standard SRAM, 512KX16, 70ns, CMOS, PBGA48, FBGA-48
CY62157CV18 CYPRESS

获取价格

512K x 16 Static RAM
CY62157CV18LL-55BAI CYPRESS

获取价格

512K x 16 Static RAM