5秒后页面跳转
CY62148L-100SC PDF预览

CY62148L-100SC

更新时间: 2024-01-10 03:57:32
品牌 Logo 应用领域
其他 - ETC 静态存储器
页数 文件大小 规格书
9页 220K
描述
x8 SRAM

CY62148L-100SC 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSOP2
包装说明:TSOP2-32针数:32
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.71
Is Samacsys:N最长访问时间:100 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-G32
JESD-609代码:e0长度:20.95 mm
内存密度:4194304 bit内存集成电路类型:STANDARD SRAM
内存宽度:8湿度敏感等级:3
功能数量:1端子数量:32
字数:524288 words字数代码:512000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:512KX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装等效代码:TSOP32,.46
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):235
电源:5 V认证状态:Not Qualified
座面最大高度:1.2 mm最大待机电流:0.00008 A
最小待机电流:2 V子类别:SRAMs
最大压摆率:0.09 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:10.16 mmBase Number Matches:1

CY62148L-100SC 数据手册

 浏览型号CY62148L-100SC的Datasheet PDF文件第2页浏览型号CY62148L-100SC的Datasheet PDF文件第3页浏览型号CY62148L-100SC的Datasheet PDF文件第4页浏览型号CY62148L-100SC的Datasheet PDF文件第5页浏览型号CY62148L-100SC的Datasheet PDF文件第6页浏览型号CY62148L-100SC的Datasheet PDF文件第7页 
1CY62148  
CY62148  
512K x 8 Static RAM  
an automatic power-down feature that reduces power con-  
sumption by more than 99% when deselected.  
Features  
• 4.5V 5.5V operation  
• CMOS for optimum speed/power  
• Low active power  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O  
pins (I/O0 through I/O7) is then written into the location speci-  
fied on the address pins (A0 through A18).  
— 660 mW (max.)  
Reading from the device is accomplished by taking Chip En-  
able (CE) and Output Enable (OE) LOW while forcing Write  
Enable (WE) HIGH for read. Under these conditions, the con-  
tents of the memory location specified by the address pins will  
appear on the I/O pins.  
• Low standby power (L version)  
— 2.75 mW (max.)  
• Automatic power-down when deselected  
• TTL-compatible inputs and outputs  
• Easy memory expansion with CE and OE options  
The eight input/output pins (I/O0 through I/O7) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE LOW, and WE LOW).  
Functional Description  
The CY62148 is a high-performance CMOS static RAM orga-  
nized as 524,288 words by 8 bits. Easy memory expansion is  
provided by an active LOW Chip Enable (CE), an active LOW  
Output Enable (OE), and three-state drivers. This device has  
The CY62148 is available in a standard 32 pin 450-mil-wide  
body width SOIC and 32 pin TSOP II packages.  
Logic Block Diagram  
Pin  
Configuration  
Top View  
SOIC  
TSOP II  
A
VCC  
32  
31  
30  
1
17  
A
16  
A
14  
A
12  
A
15  
2
3
4
A
18  
29  
28  
WE  
A
13  
5
I/O  
A
7
0
27  
26  
INPUT BUFFER  
A
A
5
6
A
8
6
A
9
7
8
9
10  
11  
12  
13  
I/O  
I/O  
1
A
0
25  
24  
23  
22  
21  
A
A
11  
4
A
A
3
1
4
OE  
A
2
A
A
2
10  
A
A
1
5
6
CE  
I/O  
A
A
7
I/O  
I/O  
I/O  
0
3
4
5
512 x 256 x 8  
ARRAY  
A
7
I/O  
0
I/O  
1
I/O  
2
I/O  
6
20  
19  
A
12  
I/O  
5
4
3
14  
15  
16  
A
14  
I/O  
I/O  
18  
17  
A
16  
GND  
A
17  
I/O  
6
7
POWER  
DOWN  
COLUMN  
DECODER  
CE  
I/O  
WE  
62148-1  
OE  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
March 14, 2001  

与CY62148L-100SC相关器件

型号 品牌 获取价格 描述 数据表
CY62148L-100SI ETC

获取价格

x8 SRAM
CY62148L-100ZSC ETC

获取价格

x8 SRAM
CY62148L-100ZSI ETC

获取价格

x8 SRAM
CY62148L-55SC CYPRESS

获取价格

512K x 8 Static RAM
CY62148L-70SC CYPRESS

获取价格

512K x 8 Static RAM
CY62148L-70SCT CYPRESS

获取价格

Standard SRAM, 512KX8, 70ns, CMOS, PDSO32, 0.450 INCH, PLASTIC, SOIC-32
CY62148L-70SI CYPRESS

获取价格

512K x 8 Static RAM
CY62148L-70ZSC ETC

获取价格

x8 SRAM
CY62148L-70ZSI ETC

获取价格

x8 SRAM
CY62148LL-100SC ETC

获取价格

x8 SRAM