Datasheet > CY62148GN30

CY62148GN30

更新时间： 2024-02-21 08:42:50

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		/
页数	文件大小	规格书
16页	928K
描述
4-Mbit (512K Ã 8) Static RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY62148GN30 数据手册

CY62148GN MoBL^®

4-Mbit (512K × 8) Static RAM

4-Mbit (512K

× 8) Static RAM

applications. The device also has an automatic power-down

feature that significantly reduces power consumption when

addresses are not toggling. Placing the device in standby mode

reduces power consumption by more than 99% when deselected

(CE HIGH). The eight input and output pins (I/O₀through I/O₇)

are placed in a high-impedance state when the device is

deselected (CE HIGH), Outputs are disabled (OE HIGH), or

during an active Write operation (CE LOW and WE LOW).

Features

■ Very high speed: 45 ns

■ Wide voltage range: 2.2 V to 3.6 V, 4.5 V to 5.5 V

■ Ultra low standby power

❐ Typical standby current: 3.5 µA

❐ Maximum standby current: 8.7 µA

■ Easy memory expansion with CE and OE features

■ Automatic power-down when deselected

To write to the device, take Chip Enable (CE) and Write Enable

(WE) inputs LOW. Data on the eight I/O pins (I/O₀through I/O₇)

is then written into the location specified on the address pins (A₀

through A₁₈).

■ Complementary metal oxide semiconductor (CMOS) for

optimum speed and power

To read from the device, take Chip Enable (CE) and Output

Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under

these conditions, the contents of the memory location specified

by the address pins appear on the I/O pins.

■ Available in Pb-free 32-pin thin small outline package (TSOP) II

and 32-pin small-outline integrated circuit (SOIC) packages

Functional Description

For a complete list of related documentation, click here.

The CY62148GN is a high-performance CMOS static RAM

organized as 512K words by 8-bits. This device features

advanced circuit design to provide ultra low standby current. This

is ideal for providing More Battery Life™ (MoBL^) in portable

Logic Block Diagram

I/O

INPUT BUFFER

I/O

512K x 8

I/O

ARRAY

I/O

POWER

DOWN

COLUMN DECODER

Cypress Semiconductor Corporation

Document Number: 001-95418 Rev. *A

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised January 19, 2016

12 3 4 5 6 7...16

中文翻译

下载PDF

与CY62148GN30相关器件

型号	品牌	获取价格	描述	数据表
CY62148GN-45SXI	INFINEON	获取价格	Asynchronous SRAM
CY62148GN-45ZSXI	INFINEON	获取价格	Asynchronous SRAM
CY62148L-100SC	ETC	获取价格	x8 SRAM
CY62148L-100SI	ETC	获取价格	x8 SRAM
CY62148L-100ZSC	ETC	获取价格	x8 SRAM
CY62148L-100ZSI	ETC	获取价格	x8 SRAM
CY62148L-55SC	CYPRESS	获取价格	512K x 8 Static RAM
CY62148L-70SC	CYPRESS	获取价格	512K x 8 Static RAM
CY62148L-70SCT	CYPRESS	获取价格	Standard SRAM, 512KX8, 70ns, CMOS, PDSO32, 0.450 INCH, PLASTIC, SOIC-32
CY62148L-70SI	CYPRESS	获取价格	512K x 8 Static RAM