5秒后页面跳转
CY62148DV30LL-70SXI PDF预览

CY62148DV30LL-70SXI

更新时间: 2024-11-20 04:53:27
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
11页 185K
描述
4-Mb (512K x 8) MoBL Static RAM

CY62148DV30LL-70SXI 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
针数:32Reach Compliance Code:unknown
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.61最长访问时间:70 ns
JESD-30 代码:R-PDSO-G32JESD-609代码:e4
长度:20.4465 mm内存密度:4194304 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
湿度敏感等级:3功能数量:1
端子数量:32字数:524288 words
字数代码:512000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:512KX8封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:2.997 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.2 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:20
宽度:11.303 mmBase Number Matches:1

CY62148DV30LL-70SXI 数据手册

 浏览型号CY62148DV30LL-70SXI的Datasheet PDF文件第2页浏览型号CY62148DV30LL-70SXI的Datasheet PDF文件第3页浏览型号CY62148DV30LL-70SXI的Datasheet PDF文件第4页浏览型号CY62148DV30LL-70SXI的Datasheet PDF文件第5页浏览型号CY62148DV30LL-70SXI的Datasheet PDF文件第6页浏览型号CY62148DV30LL-70SXI的Datasheet PDF文件第7页 
CY62148DV30  
4-Mb (512K x 8) MoBLStatic RAM  
Features  
Functional Description[1]  
• Very high speed: 55 ns  
The CY62148DV30 is a high-performance CMOS static RAMs  
organized as 512K words by 8 bits. This device features  
advanced circuit design to provide ultra-low active current.  
— Wide voltage range: 2.20V – 3.60V  
• Pin-compatible with CY62148CV25, CY62148CV30 and  
CY62148CV33  
• Ultra low active power  
This is ideal for providing More Battery Life™ (MoBL) in  
portable applications such as cellular telephones. The device  
also has an automatic power-down feature that significantly  
reduces power consumption. The device can be put into  
standby mode reducing power consumption when deselected  
(CE HIGH).  
— Typical active current: 1.5 mA @ f = 1 MHz  
— Typical active current: 8 mA @ f = fmax(55-ns speed)  
• Ultra low standby power  
• Easy memory expansion with CE, and OE features  
• Automatic power-down when deselected  
• CMOS for optimum speed/power  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O  
pins (I/O0 through I/O7) is then written into the location  
specified on the address pins (A0 through A18).  
• Packages offered: 36-ball BGA, 32-pin TSOPII and  
32-pin SOIC  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing Write  
Enable (WE) HIGH. Under these conditions, the contents of  
the memory location specified by the address pins will appear  
on the I/O pins.  
The eight input/output pins (I/O0 through I/O7) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE LOW and WE LOW).  
Logic Block Diagram  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
0
1
2
3
4
5
Data in Drivers  
A
0
1
A
A
A
2
3
A
4
5
A
A
A
A
6
512K x 8  
ARRAY  
7
8
A
9
A
10  
A
11  
A12  
6
7
POWER  
DOWN  
COLUMN  
DECODER  
CE  
I/O  
WE  
OE  
Note:  
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05341 Rev. *B  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised February 10, 2004  

与CY62148DV30LL-70SXI相关器件

型号 品牌 获取价格 描述 数据表
CY62148DV30LL-70ZSXA CYPRESS

获取价格

4-Mbit (512K x 8) MoBL㈢ Static RAM
CY62148DV30LL-70ZSXI CYPRESS

获取价格

4-Mb (512K x 8) MoBL Static RAM
CY62148E CYPRESS

获取价格

4-Mbit (512K x 8) Static RAM
CY62148E_09 CYPRESS

获取价格

4-Mbit (512K x 8) Static RAM
CY62148E_10 CYPRESS

获取价格

4-Mbit (512 K × 8) Static RAM
CY62148E_11 CYPRESS

获取价格

4-Mbit (512 K x 8) Static RAM Automatic power-down when deselected
CY62148E_13 CYPRESS

获取价格

4-Mbit (512 K x 8) Static RAM
CY62148ELL CYPRESS

获取价格

4-Mbit (512K x 8) Static RAM
CY62148ELL-45SXI CYPRESS

获取价格

Standard SRAM, 512KX8, 45ns, CMOS, PDSO32, 0.450 INCH, LEAD FREE, SOIC-32
CY62148ELL-45ZSXA CYPRESS

获取价格

4-Mbit (512 K × 8) Static RAM