5秒后页面跳转
CY62148BLL-70ZIT PDF预览

CY62148BLL-70ZIT

更新时间: 2024-11-20 13:00:47
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
11页 191K
描述
暂无描述

CY62148BLL-70ZIT 数据手册

 浏览型号CY62148BLL-70ZIT的Datasheet PDF文件第2页浏览型号CY62148BLL-70ZIT的Datasheet PDF文件第3页浏览型号CY62148BLL-70ZIT的Datasheet PDF文件第4页浏览型号CY62148BLL-70ZIT的Datasheet PDF文件第5页浏览型号CY62148BLL-70ZIT的Datasheet PDF文件第6页浏览型号CY62148BLL-70ZIT的Datasheet PDF文件第7页 
CY62148B MoBL™  
512K x 8 Static RAM  
an automatic power-down feature that reduces power con-  
sumption by more than 99% when deselected.  
Features  
4.5V5.5V operation  
Low active power  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. Data on the eight I/O  
pins (I/O0 through I/O7) is then written into the location speci-  
fied on the address pins (A0 through A18).  
Typical active current: 2.5 mA @ f = 1 MHz  
Typical active current: 12.5 mA @ f = fmax  
Low standby current  
Automatic power-down when deselected  
TTL-compatible inputs and outputs  
Easy memory expansion with CE and OE features  
CMOS for optimum speed/power  
Reading from the device is accomplished by taking Chip En-  
able (CE) and Output Enable (OE) LOW while forcing Write  
Enable (WE) HIGH for read. Under these conditions, the con-  
tents of the memory location specified by the address pins will  
appear on the I/O pins.  
The eight input/output pins (I/O0 through I/O7) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), or during a write  
operation (CE LOW, and WE LOW).  
Functional Description  
The CY62148B is a high-performance CMOS static RAM or-  
ganized as 512K words by 8 bits. Easy memory expansion is  
provided by an active LOW Chip Enable (CE), an active LOW  
Output Enable (OE), and three-state drivers. This device has  
The CY62148B is available in a standard 32-pin 450-mil-wide  
body width SOIC, 32-pin TSOP II, and 32-pin Reverse TSOP  
II packages.  
Logic Block Diagram  
Pin  
Configuration  
Top View  
SOIC  
TSOP II  
VCC  
A15  
A18  
A17  
A16  
32  
31  
30  
1
2
3
4
5
6
7
A14  
A12  
A7  
A6  
29  
28  
27  
26  
WE  
A13  
A8  
A5  
A9  
I/O  
25  
24  
23  
22  
21  
A4  
A3  
A2  
0
8
9
10  
11  
12  
13  
A11  
INPUT BUFFER  
OE  
A10  
CE  
I/O7  
I/O6  
I/O5  
I/O4  
I/O3  
I/O  
I/O  
1
2
A
0
A1  
A
1
A0  
I/O0  
A
4
20  
19  
A
5
6
I/O1  
I/O2  
GND  
14  
15  
16  
A
I/O  
I/O  
I/O  
18  
17  
3
4
5
512 x 256 x 8  
ARRAY  
A
7
A
12  
A
14  
Top View  
Reverse  
TSOP II  
A
16  
A
17  
I/O3  
GND  
I/O2  
I/O1  
17  
18  
19  
20  
21  
22  
16  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
I/O  
6
7
I/O4  
I/O5  
POWER  
DOWN  
COLUMN  
DECODER  
CE  
I/O0  
I/O6  
I/O7  
CE  
I/O  
WE  
A0  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A12  
OE  
23 A10  
24  
OE  
A11  
A9  
A8  
A13  
25  
26  
27  
28  
29  
30  
4
3
2
1
WE  
A18  
A15  
Vcc  
A14  
A16  
A17  
31  
32  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05039 Rev. *B  
October 8, 2001  

CY62148BLL-70ZIT 替代型号

型号 品牌 替代类型 描述 数据表
CY62148BLL-70ZC CYPRESS

完全替代

512K x 8 Static RAM

与CY62148BLL-70ZIT相关器件

型号 品牌 获取价格 描述 数据表
CY62148BLL-70ZRC CYPRESS

获取价格

512K x 8 Static RAM
CY62148BLL-70ZRCT CYPRESS

获取价格

Standard SRAM, 512KX8, 70ns, CMOS, PDSO32, REVERSE, TSOP2-32
CY62148BLL-70ZRI ROCHESTER

获取价格

Standard SRAM, 512KX8, 70ns, CMOS, PDSO32, REVERSE, TSOP2-32
CY62148BLL-70ZRI CYPRESS

获取价格

512K x 8 Static RAM
CY62148BLL-70ZRIT CYPRESS

获取价格

Standard SRAM, 512KX8, 70ns, CMOS, PDSO32, REVERSE, TSOP2-32
CY62148BLL-70ZRIT ROCHESTER

获取价格

Standard SRAM, 512KX8, 70ns, CMOS, PDSO32, REVERSE, TSOP2-32
CY62148BN CYPRESS

获取价格

4-Mbit (512K x 8) Static RAM
CY62148BN_09 CYPRESS

获取价格

4-Mbit (512K x 8) Static RAM
CY62148BN_10 CYPRESS

获取价格

4-Mbit (512K x 8) Static RAM
CY62148BNLL CYPRESS

获取价格

4-Mbit (512K x 8) Static RAM