5秒后页面跳转
捷配首页

Datasheet > CY62146EV30LL-45ZSXAT
CY62146EV30LL-45ZSXAT PDF预览

CY62146EV30LL-45ZSXAT

更新时间： 2024-11-19 21:22:07
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
19页 425K
描述
Standard SRAM, 256KX16, 45ns, CMOS, PDSO44, LEAD FREE, TSOP2-44

阅读下载

中文翻译

获取价格

CY62146EV30LL-45ZSXAT 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete包装说明：TSOP2, TSOP44,.46,32
Reach Compliance Code：compliantECCN代码：3A991.B.2.A
HTS代码：8542.32.00.41Factory Lead Time：1 week
风险等级：5.37最长访问时间：45 ns
I/O 类型：COMMONJESD-30 代码：R-PDSO-G44
JESD-609代码：e4长度：18.415 mm
内存密度：4194304 bit内存集成电路类型：STANDARD SRAM
内存宽度：16湿度敏感等级：3
功能数量：1端子数量：44
字数：262144 words字数代码：256000
工作模式：ASYNCHRONOUS最高工作温度：85 °C
最低工作温度：-40 °C组织：256KX16
输出特性：3-STATE封装主体材料：PLASTIC/EPOXY
封装代码：TSOP2封装等效代码：TSOP44,.46,32
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：260
电源：2.5/3.3 V认证状态：Not Qualified
座面最大高度：1.194 mm最大待机电流：0.000007 A
最小待机电流：1.5 V子类别：SRAMs
最大压摆率：0.02 mA最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：2.2 V标称供电电压 (Vsup)：3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.8 mm
端子位置：DUAL处于峰值回流温度下的最长时间：20
宽度：10.16 mmBase Number Matches：1

CY62146EV30LL-45ZSXAT 数据手册

 浏览型号CY62146EV30LL-45ZSXAT的Datasheet PDF文件第2页浏览型号CY62146EV30LL-45ZSXAT的Datasheet PDF文件第3页浏览型号CY62146EV30LL-45ZSXAT的Datasheet PDF文件第4页浏览型号CY62146EV30LL-45ZSXAT的Datasheet PDF文件第5页浏览型号CY62146EV30LL-45ZSXAT的Datasheet PDF文件第6页浏览型号CY62146EV30LL-45ZSXAT的Datasheet PDF文件第7页 
CY62146EV30 MoBL®  
4-Mbit (256K × 16) Static RAM  
4-Mbit (256K  
× 16) Static RAM  
advanced circuit design designed to provide an ultra low active  
current. Ultra low active current is ideal for providing More  
Battery Life(MoBL®) in portable applications such as cellular  
telephones. The device also has an automatic power down  
feature that significantly reduces power consumption by 80  
percent when addresses are not toggling.The device can also be  
put into standby mode reducing power consumption by more  
than 99 percent when deselected (CE HIGH). The input and  
output pins (I/O0 through I/O15) are placed in a high impedance  
state when the device is deselected (CE HIGH), outputs are  
disabled (OE HIGH), both Byte High Enable and Byte Low  
Enable are disabled (BHE, BLE HIGH), or a write operation is in  
progress (CE LOW and WE LOW).  
Features  
■ Very high speed: 45 ns  
■ Temperature ranges  
❐ Industrial: –40 °C to +85 °C  
❐ Automotive-A: –40 °C to +85 °C  
■ Wide voltage range: 2.20 V to 3.60 V  
■ Pin compatible with CY62146DV30  
■ Ultra low standby power  
❐ Typical standby current: 1 A  
❐ Maximum standby current: 7 A  
To write to the device, take Chip Enable (CE) and Write Enable  
(WE) input LOW. If Byte Low Enable (BLE) is LOW, then data  
from I/O pins (I/O0 through I/O7) is written into the location  
specified on the address pins (A0 through A17). If Byte High  
Enable (BHE) is LOW, then data from the I/O pins (I/O8 through  
I/O15) is written into the location specified on the address pins  
(A0 through A17).  
■ Ultra low active power  
❐ Typical active current: 2 mA at f = 1 MHz  
■ Easy memory expansion with CE and OE features  
■ Automatic power down when deselected  
■ Complementary metal oxide semiconductor (CMOS) for  
optimum speed and power  
To read from the device, take Chip Enable (CE) and Output  
Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If  
Byte Low Enable (BLE) is LOW, then data from the memory  
location specified by the address pins appears on I/O0 to I/O7. If  
Byte High Enable (BHE) is LOW, then data from memory  
appears on I/O8 to I/O15. See the Truth Table on page 11 for a  
complete description of read and write modes.  
■ Available in a Pb-free 48-ball very fine-pitch ball grid array  
(VFBGA) and 44-pin TSOP II Packages  
Functional Description  
The CY62146EV30 is a high performance CMOS static RAM  
organized as 256K words by 16 bits. This device features an  
For a complete list of related documentation, click here.  
Logic Block Diagram  
DATA IN DRIVERS  
A10  
A9  
A8  
A7  
A6  
A5  
A4  
A3  
A2  
A1  
A0  
256K x 16  
RAM Array  
I/O0–I/O7  
I/O8–I/O15  
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Cypress Semiconductor Corporation  
Document Number: 38-05567 Rev. *M  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised January 12, 2018  
 
1234567...19

中文翻译

下载PDF

与CY62146EV30LL-45ZSXAT相关器件

型号 品牌 获取价格 描述 数据表
CY62146EV30LL-45ZSXI CYPRESS

获取价格

 		4-Mbit (256K x 16) Static RAM
CY62146EV30LL-45ZSXI INFINEON

获取价格

 		Asynchronous SRAM
CY62146EV30LL-45ZSXIT CYPRESS

获取价格

 		Standard SRAM, 256KX16, 45ns, CMOS, PDSO44, LEAD FREE, TSOP2-44
CY62146EV30LL-45ZSXIT INFINEON

获取价格

 		Asynchronous SRAM
CY62146G CYPRESS

获取价格

 		4-Mbit (256K words × 16 bit) Static RAM with
CY62146G30-45BVXI CYPRESS

获取价格

 		Standard SRAM, 256KX16, 45ns, CMOS, PBGA48, VFBGA-48
CY62146G30-45BVXI INFINEON

获取价格

 		Asynchronous SRAM
CY62146G30-45ZSXA INFINEON

获取价格

 		Asynchronous SRAM
CY62146G30-45ZSXAT INFINEON

获取价格

 		Asynchronous SRAM
CY62146G30-45ZSXI CYPRESS

获取价格

 		Standard SRAM, 256KX16, 45ns, CMOS, PDSO44, TSOP2-44

与CY62146EV30LL-45ZSXAT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证