5秒后页面跳转
CY62146CV30LL-70BVIT PDF预览

CY62146CV30LL-70BVIT

更新时间: 2024-09-16 08:34:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器
页数 文件大小 规格书
12页 288K
描述
Standard SRAM, 256KX16, 70ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48

CY62146CV30LL-70BVIT 数据手册

 浏览型号CY62146CV30LL-70BVIT的Datasheet PDF文件第2页浏览型号CY62146CV30LL-70BVIT的Datasheet PDF文件第3页浏览型号CY62146CV30LL-70BVIT的Datasheet PDF文件第4页浏览型号CY62146CV30LL-70BVIT的Datasheet PDF文件第5页浏览型号CY62146CV30LL-70BVIT的Datasheet PDF文件第6页浏览型号CY62146CV30LL-70BVIT的Datasheet PDF文件第7页 
CY62146CV30 MoBL™  
256K x 16 Static RAM  
power consumption by 80% when addresses are not toggling.  
The device can also be put into standby mode reducing power  
consumption by 99% when deselected (CE HIGH). The in-  
put/output pins (I/O0I/O15) are placed in a high-impedance  
state when: deselected (CE HIGH), outputs are disabled (OE  
HIGH), both Byte High Enable and Byte Low Enable are dis-  
abled (BHE, BLE HIGH), or during a Write operation (CE LOW  
and WE LOW).  
Features  
High speed:  
55 ns and 70 ns availability  
Voltage range:  
CY62146CV30: 2.7V 3.3V  
Pin compatible with CY62146V  
Ultra-low active power  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable  
(BLE) is LOW, then data from I/O pins (I/O0I/O7), is written  
into the location specified on the address pins (A0A17). If Byte  
High Enable (BHE) is LOW, then data from I/O pins  
(I/O8I/O15) is written into the location specified on the ad-  
dress pins (A0A17).  
Typical active current: 1.5 mA @ f = 1 MHz  
Typicalactivecurrent:5.5mA@f=fmax (70nsspeed)  
Low standby power  
Easy memory expansion with CE and OE features  
Automatic power-down when deselected  
CMOS for optimum speed/power  
Reading from the device is accomplished by taking Chip En-  
able (CE) and Output Enable (OE) LOW while forcing the Write  
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then  
data from the memory location specified by the address pins  
will appear on I/O0I/O7. If Byte High Enable (BHE) is LOW,  
then data from memory will appear on I/O8 to I/O15. See the  
Truth Table on page 9 for a complete description of Read and  
Write modes.  
Functional Description  
The CY62146CV30 is a high-performance CMOS static RAM  
organized as 256K words by 16 bits. This device features ad-  
vanced circuit design to provide ultra-low active current. This  
is ideal for providing More Battery Life(MoBL) in portable  
applications such as cellular telephones. The device also has  
an automatic power-down feature that significantly reduces  
The CY62146CV30 is available in 48-ball FBGA packaging.  
Logic Block Diagram  
DATA IN DRIVERS  
A
10  
9
A
A
A
A
A
A
A
8
7
6
256K × 16  
5
4
RAM Array  
I/O I/O  
0
7
2048 × 2048  
3
2
I/O I/O  
A
8
15  
A
A
1
0
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-05203 Rev. *A  
Revised April 24, 2002  

与CY62146CV30LL-70BVIT相关器件

型号 品牌 获取价格 描述 数据表
CY62146DV30 CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY62146DV30_09 CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY62146DV30L CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY62146DV30L-55BVI CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY62146DV30L-55BVIT CYPRESS

获取价格

Standard SRAM, 256KX16, 55ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48
CY62146DV30L-55BVXI CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY62146DV30L-55ZSXI CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY62146DV30L-55ZSXIT CYPRESS

获取价格

Standard SRAM, 256KX16, 55ns, CMOS, PDSO44, LEAD FREE, TSOP2-44
CY62146DV30L-70BVI CYPRESS

获取价格

4-Mbit (256K x 16) Static RAM
CY62146DV30L-70BVIT CYPRESS

获取价格

Standard SRAM, 256KX16, 70ns, CMOS, PBGA48, 6 X 8 MM, 1 MM HEIGHT, VFBGA-48