CY62146CV30 MoBL™
256K x 16 Static RAM
power consumption by 80% when addresses are not toggling.
The device can also be put into standby mode reducing power
consumption by 99% when deselected (CE HIGH). The in-
put/output pins (I/O0–I/O15) are placed in a high-impedance
state when: deselected (CE HIGH), outputs are disabled (OE
HIGH), both Byte High Enable and Byte Low Enable are dis-
abled (BHE, BLE HIGH), or during a Write operation (CE LOW
and WE LOW).
Features
• High speed:
— 55 ns and 70 ns availability
• Voltage range:
— CY62146CV30: 2.7V – 3.3V
• Pin compatible with CY62146V
• Ultra-low active power
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O0–I/O7), is written
into the location specified on the address pins (A0–A17). If Byte
High Enable (BHE) is LOW, then data from I/O pins
(I/O8–I/O15) is written into the location specified on the ad-
dress pins (A0–A17).
— Typical active current: 1.5 mA @ f = 1 MHz
— Typicalactivecurrent:5.5mA@f=fmax (70nsspeed)
• Low standby power
• Easy memory expansion with CE and OE features
• Automatic power-down when deselected
• CMOS for optimum speed/power
Reading from the device is accomplished by taking Chip En-
able (CE) and Output Enable (OE) LOW while forcing the Write
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then
data from the memory location specified by the address pins
will appear on I/O0–I/O7. If Byte High Enable (BHE) is LOW,
then data from memory will appear on I/O8 to I/O15. See the
Truth Table on page 9 for a complete description of Read and
Write modes.
Functional Description
The CY62146CV30 is a high-performance CMOS static RAM
organized as 256K words by 16 bits. This device features ad-
vanced circuit design to provide ultra-low active current. This
is ideal for providing More Battery Life™ (MoBL™) in portable
applications such as cellular telephones. The device also has
an automatic power-down feature that significantly reduces
The CY62146CV30 is available in 48-ball FBGA packaging.
Logic Block Diagram
DATA IN DRIVERS
A
10
9
A
A
A
A
A
A
A
8
7
6
256K × 16
5
4
RAM Array
I/O – I/O
0
7
2048 × 2048
3
2
I/O – I/O
A
8
15
A
A
1
0
COLUMN DECODER
BHE
WE
CE
OE
BLE
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Document #: 38-05203 Rev. *A
Revised April 24, 2002