5秒后页面跳转
捷配首页

Datasheet > 可编程逻辑 > 可编程逻辑器件> CY37512VP400-66BBC
CY37512VP400-66BBC PDF预览

CY37512VP400-66BBC

更新时间： 2024-11-19 00:00:55
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
63页 1784K
描述
5V, 3.3V, ISR⑩ High-Performance CPLDs

阅读下载

中文翻译

获取价格

CY37512VP400-66BBC 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：21 X 21 MM, 1.4 MM HEIGHT, 1.0 PITCH, FBGA-400
针数：400Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.8
Is Samacsys：N其他特性：512 MACROCELLS
最大时钟频率：50 MHz系统内可编程：YES
JESD-30 代码：S-PBGA-B400JESD-609代码：e0
JTAG BST：YES长度：21 mm
专用输入次数：1I/O 线路数量：269
宏单元数：512端子数量：400
最高工作温度：70 °C最低工作温度：
组织：1 DEDICATED INPUTS, 269 I/O输出函数：MACROCELL
封装主体材料：PLASTIC/EPOXY封装代码：LBGA
封装等效代码：BGA400,20X20,40封装形状：SQUARE
封装形式：GRID ARRAY, LOW PROFILE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：3.3 V可编程逻辑类型：EE PLD
传播延迟：20 ns认证状态：Not Qualified
座面最大高度：1.4 mm子类别：Programmable Logic Devices
最大供电电压：3.6 V最小供电电压：3 V
标称供电电压：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：21 mm
Base Number Matches：1

CY37512VP400-66BBC 数据手册

 浏览型号CY37512VP400-66BBC的Datasheet PDF文件第2页浏览型号CY37512VP400-66BBC的Datasheet PDF文件第3页浏览型号CY37512VP400-66BBC的Datasheet PDF文件第4页浏览型号CY37512VP400-66BBC的Datasheet PDF文件第5页浏览型号CY37512VP400-66BBC的Datasheet PDF文件第6页浏览型号CY37512VP400-66BBC的Datasheet PDF文件第7页 
Ultra37000 CPLD Family  
5V, 3.3V, ISR™ High-Performance CPLDs  
Features  
General Description  
• In-System Reprogrammable™ (ISR™) CMOS CPLDs  
— JTAG interface for reconfigurability  
— Design changes do not cause pinout changes  
— Design changes do not cause timing changes  
• High density  
The Ultra37000™ family of CMOS CPLDs provides a range of  
high-density programmable logic solutions with unparalleled  
system performance. The Ultra37000 family is designed to  
bring the flexibility, ease of use, and performance of the 22V10  
to high-density CPLDs. The architecture is based on a number  
of logic blocks that are connected by a Programmable Inter-  
connect Matrix (PIM). Each logic block features its own  
product term array, product term allocator, and 16 macrocells.  
The PIM distributes signals from the logic block outputs and all  
input pins to the logic block inputs.  
— 32 to 512 macrocells  
— 32 to 264 I/O pins  
— Five dedicated inputs including four clock pins  
• Simple timing model  
All of the Ultra37000 devices are electrically erasable and In-  
System Reprogrammable (ISR), which simplifies both design  
and manufacturing flows, thereby reducing costs. The ISR  
feature provides the ability to reconfigure the devices without  
having design changes cause pinout or timing changes. The  
Cypress ISR function is implemented through a JTAG-  
compliant serial interface. Data is shifted in and out through  
the TDI and TDO pins, respectively. Because of the superior  
routability and simple timing model of the Ultra37000 devices,  
ISR allows users to change existing logic designs while simul-  
taneously fixing pinout assignments and maintaining system  
performance.  
— No fanout delays  
— No expander delays  
— No dedicated vs. I/O pin delays  
— No additional delay through PIM  
— No penalty for using full 16 product terms  
— No delay for steering or sharing product terms  
• 3.3V and 5V versions  
• PCI-compatible[1]  
• Programmable bus-hold capabilities on all I/Os  
• Intelligent product term allocator provides:  
— 0 to 16 product terms to any macrocell  
The entire family features JTAG for ISR and boundary scan,  
and is compatible with the PCI Local Bus specification,  
meeting the electrical and timing requirements. The  
Ultra37000 family features user programmable bus-hold  
capabilities on all I/Os.  
— Product term steering on an individual basis  
— Product term sharing among local macrocells  
• Flexible clocking  
Ultra37000 5.0V Devices  
The Ultra37000 devices operate with a 5V supply and can  
support 5V or 3.3V I/O levels. VCCO connections provide the  
capability of interfacing to either a 5V or 3.3V bus. By  
connecting the VCCO pins to 5V the user insures 5V TTL levels  
on the outputs. If VCCO is connected to 3.3V the output levels  
meet 3.3V JEDEC standard CMOS levels and are 5V tolerant.  
These devices require 5V ISR programming.  
— Four synchronous clocks per device  
— Product term clocking  
— Clock polarity control per logic block  
• Consistent package/pinout offeringacrossall densities  
— Simplifies design migration  
— Same pinout for 3.3V and 5.0V devices  
• Packages  
Ultra37000V 3.3V Devices  
Devices operating with a 3.3V supply require 3.3V on all VCCO  
pins, reducing the device’s power consumption. These  
devices support 3.3V JEDEC standard CMOS output levels,  
and are 5V-tolerant. These devices allow 3.3V ISR  
programming.  
— 44 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP,  
BGA, and Fine-Pitch BGA packages  
Note:  
1. Due to the 5V-tolerant nature of 3.3V device I/Os, the I/Os are not clamped to VCC, PCI VIH = 2V.  
Cypress Semiconductor Corporation  
Document #: 38-03007 Rev. *C  
•
3901 North First Street  
•
San Jose, CA 95134  
•
408-943-2600  
Revised July 7, 2003  
1234567...63

中文翻译

下载PDF

与CY37512VP400-66BBC相关器件

型号 品牌 获取价格 描述 数据表
CY37512VP400-66BBI CYPRESS

获取价格

 		5V, 3.3V, ISR⑩ High-Performance CPLDs
CY37512VP400-66BBXC CYPRESS

获取价格

 		EE PLD, 20ns, CMOS, PBGA400, 21 X 21 MM, 1.4 MM HEIGHT, 1.0 PITCH, FBGA-400
CY37512VP400-66BBXI CYPRESS

获取价格

 		EE PLD, 20ns, CMOS, PBGA400, 21 X 21 MM, 1.4 MM HEIGHT, 1.0 PITCH, FBGA-400
CY37512VP400-83BBC CYPRESS

获取价格

 		5V, 3.3V, ISR⑩ High-Performance CPLDs
CY37512VP400-83BBXC CYPRESS

获取价格

 		5V, 3.3V, ISRTM High-Performance CPLDs
CY37512VP44167AXC CYPRESS

获取价格

 		5V, 3.3V, ISR High-Performance CPLDs
CY37512VP44200AXC CYPRESS

获取价格

 		5V, 3.3V, ISR High-Performance CPLDs
CY37512VP48167AXC CYPRESS

获取价格

 		5V, 3.3V, ISR High-Performance CPLDs
CY37512VP48200AXC CYPRESS

获取价格

 		5V, 3.3V, ISR High-Performance CPLDs
CY37512VP84167AXC CYPRESS

获取价格

 		5V, 3.3V, ISR High-Performance CPLDs

与CY37512VP400-66BBC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证