5秒后页面跳转
CY2LL843ZIT PDF预览

CY2LL843ZIT

更新时间: 2024-11-20 03:12:59
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 复用器中继器驱动
页数 文件大小 规格书
13页 262K
描述
High-drive Two-Channel LVDS Repeater/Mux

CY2LL843ZIT 数据手册

 浏览型号CY2LL843ZIT的Datasheet PDF文件第2页浏览型号CY2LL843ZIT的Datasheet PDF文件第3页浏览型号CY2LL843ZIT的Datasheet PDF文件第4页浏览型号CY2LL843ZIT的Datasheet PDF文件第5页浏览型号CY2LL843ZIT的Datasheet PDF文件第6页浏览型号CY2LL843ZIT的Datasheet PDF文件第7页 
ComLink™ Series  
CY2LL843  
High-drive Two-Channel LVDS Repeater/Mux  
achieve signaling rates of 700Mbs. The receiver outputs can  
be switched to either or both drivers through the multiplexer  
Features  
• ANSI TIA/EIA-644-1995-compliant  
control signals S0/S1. This provides flexibility in application for  
either a splitter or router configuration with a single device.  
• Designed for data rates to > 700 Mbs = (350 MHz)  
• Single 2 × 2 with high-drive output drivers  
The Cypress CY2LL843 are configured as  
two-channel repeater/Mux.  
a single  
• Low -voltage differential signaling with output voltages  
of ± 350 mV into 50-ohm load version (Bus LVDS)  
The LVDS standard provides a minimum differential output  
voltage of 247 mV into a 50-ohm load and receipt of as little as  
100 mV signals with up to 1V of DC offset between transmitter  
and receiver. The Cypress CY2LL843 doubles the output drive  
current to achieve BusLVDS signaling levels with a faster  
rise/fall times into 50-ohm load.  
• Single 3.3V supply  
Accepts ± 350-mV differential inputs  
Output Drivers are high-impedance when disabled or  
when VDD 1.5V  
• 16-pin SOIC/TSSOP packages  
• Industrial version available  
A doubly terminated BusLVDS line enables multipoint config-  
urations.  
Description  
Designed for both point to point based-band multi-point data  
transmission over controlled impedance lines.  
The Cypress CY2LL843 are differential line drivers and  
receivers that utilize Low Voltage Signaling or LVDS, to  
Block Diagram  
Pin Configuration  
VDD  
1DE  
1A  
1B  
1Y  
1Z  
2A  
2B  
2Y  
2Z  
VDD  
1B  
1A  
S0  
16  
15  
14  
13  
12  
11  
10  
9
1
2
3
4
5
6
7
8
VDD  
1Y  
GND  
2DE  
S0 S1  
1Z  
1DE  
S1  
2DE  
2Z  
2A  
2Y  
2B  
GND  
GND  
16 pin SOIC/TSSOP  
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Document #: 38-07066 Rev. OBS  
Revised December 02, 2004  

与CY2LL843ZIT相关器件

型号 品牌 获取价格 描述 数据表
CY2PD817 CYPRESS

获取价格

320-MHz 1:7 PECL to PECL/CMOS Buffer
CY2PD817ZC CYPRESS

获取价格

320-MHz 1:7 PECL to PECL/CMOS Buffer
CY2PD817ZCT CYPRESS

获取价格

320-MHz 1:7 PECL to PECL/CMOS Buffer
CY2PP3115 CYPRESS

获取价格

1:15 Differential Fanout Buffer
CY2PP3115AI CYPRESS

获取价格

1:15 Differential Fanout Buffer
CY2PP3115AIT CYPRESS

获取价格

1:15 Differential Fanout Buffer
CY2PP3115AXI CYPRESS

获取价格

Low Skew Clock Driver, 2PP Series, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 1
CY2PP3115AXIT CYPRESS

获取价格

Low Skew Clock Driver, 2PP Series, 15 True Output(s), 0 Inverted Output(s), PQFP52, 10 X 1
CY2PP318 ETC

获取价格

Clocks and Buffers
CY2PP318JIT CYPRESS

获取价格

Low Skew Clock Driver, 2PP Series, 8 True Output(s), 0 Inverted Output(s), PQCC28, PLASTIC