5秒后页面跳转
CY2HH8110AC PDF预览

CY2HH8110AC

更新时间: 2024-11-20 02:56:55
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟驱动器逻辑集成电路
页数 文件大小 规格书
7页 90K
描述
1.5V 1:10 HSTL Fanout Buffer

CY2HH8110AC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:7 X 7 MM, 1 MM HEIGHT, PLASTIC, TQFP-32
针数:32Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.92
Is Samacsys:N系列:8110
输入调节:STANDARDJESD-30 代码:S-PQFP-G32
JESD-609代码:e0长度:7 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.016 A
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:32
实输出次数:10最高工作温度:85 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TQFP
封装等效代码:TQFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK, THIN PROFILE峰值回流温度(摄氏度):240
电源:1.5 VProp。Delay @ Nom-Sup:7 ns
传播延迟(tpd):7 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.2 ns座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):1.62 V
最小供电电压 (Vsup):1.38 V标称供电电压 (Vsup):1.5 V
表面贴装:YES温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:7 mm
最小 fmax:150 MHzBase Number Matches:1

CY2HH8110AC 数据手册

 浏览型号CY2HH8110AC的Datasheet PDF文件第2页浏览型号CY2HH8110AC的Datasheet PDF文件第3页浏览型号CY2HH8110AC的Datasheet PDF文件第4页浏览型号CY2HH8110AC的Datasheet PDF文件第5页浏览型号CY2HH8110AC的Datasheet PDF文件第6页浏览型号CY2HH8110AC的Datasheet PDF文件第7页 
CY2HH8110  
1.5V 1:10 HSTL Fanout Buffer  
Features  
Description  
• DC to 150-MHz operation  
• 1.5V power supply  
The CY2HH8110 is a low-voltage HSTL fanout buffer  
designed for data communications, clock management, and  
specialty memory applications.  
• One single-ended HSTL input  
• Ten single-ended Class II HSTL outputs  
• Less than 1.9% Duty Cycle distortion  
• Balanced 16-mA output drive  
• Output Enable/Disable  
• Low output-output skew  
• Operating temperature range: 0°C to +85°C  
• 32-pin TQFP package  
The class II HSTL outputs are balanced Push-Pull in design  
capable of delivering 16 mA into 10 pF load. This class allows  
both source series termination and symmetrically double  
parallel termination.  
The CY2HH8110 low-output duty cycle distortion makes it  
suitable for Double Data Rate (DDR) applications.  
Block Diagram  
Pin Configuration  
Q 1  
Q 2  
32 31 30 29 28 27 26 25  
VDD  
GND  
GND  
Q4  
24  
23  
22  
21  
20  
19  
18  
17  
1
2
3
4
5
6
7
8
Q5  
VDD  
OE  
IN  
VDD  
VDD  
Q6  
CY2HH8110  
GND  
IN  
Q 9  
Q 10  
Q7  
VDD  
GND  
GND  
OE  
9 10 11 12 13 14 15 16  
Cypress Semiconductor Corporation  
Document #: 38-07556 Rev **  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised August 1, 2003  

与CY2HH8110AC相关器件

型号 品牌 获取价格 描述 数据表
CY2HH8110ACT CYPRESS

获取价格

1.5V 1:10 HSTL Fanout Buffer
CY2LL842 ETC

获取价格

Clocks and Buffers
CY2LL8422 ETC

获取价格

Clocks and Buffers
CY2LL8422OC CYPRESS

获取价格

Line Transceiver, 4 Func, 4 Driver, 4 Rcvr, PDSO28, 5.30 MM, SSOP-28
CY2LL8422OCT CYPRESS

获取价格

Line Transceiver, 4 Func, 4 Driver, 4 Rcvr, PDSO28, 5.30 MM, SSOP-28
CY2LL8422OI CYPRESS

获取价格

Line Transceiver, 4 Func, 4 Driver, 4 Rcvr, PDSO28, 5.30 MM, SSOP-28
CY2LL8422ZC CYPRESS

获取价格

Line Transceiver, 4 Func, 4 Driver, 4 Rcvr, PDSO28, 8 X 13.40 MM, TSOP1-28
CY2LL8422ZCT CYPRESS

获取价格

Line Transceiver, 4 Func, 4 Driver, 4 Rcvr, PDSO28, 8 X 13.40 MM, TSOP1-28
CY2LL8422ZI CYPRESS

获取价格

Line Transceiver, 4 Func, 4 Driver, 4 Rcvr, PDSO28, 8 X 13.40 MM, TSOP1-28
CY2LL8422ZIT CYPRESS

获取价格

Line Transceiver, 4 Func, 4 Driver, 4 Rcvr, PDSO28, 8 X 13.40 MM, TSOP1-28