5秒后页面跳转
CY2DP818ZXI PDF预览

CY2DP818ZXI

更新时间: 2024-11-20 12:50:27
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
13页 414K
描述
1:8 Clock Fanout Buffer

CY2DP818ZXI 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:4.40 MM, LEAD FREE, TSSOP-38
针数:38Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.66
系列:2DP输入调节:DIFFERENTIAL
JESD-30 代码:R-PDSO-G38长度:9.7 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:38实输出次数:8
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP38,.25,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH电源:3.3 V
Prop。Delay @ Nom-Sup:5 ns传播延迟(tpd):5 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.2 ns
座面最大高度:1.1 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL宽度:4.4 mm
Base Number Matches:1

CY2DP818ZXI 数据手册

 浏览型号CY2DP818ZXI的Datasheet PDF文件第2页浏览型号CY2DP818ZXI的Datasheet PDF文件第3页浏览型号CY2DP818ZXI的Datasheet PDF文件第4页浏览型号CY2DP818ZXI的Datasheet PDF文件第5页浏览型号CY2DP818ZXI的Datasheet PDF文件第6页浏览型号CY2DP818ZXI的Datasheet PDF文件第7页 
CY2DP818  
1:8 Clock Fanout Buffer  
1:8 Clock Fanout Buffer  
Features  
Description  
Low-voltage operation VDD = 3.3 V  
1:8 fanout  
The Cypress CY2DP818 fanout buffer features a single LVDS or  
a single ended LVTTL compatible input and eight LVPECL output  
pairs.  
Operation to350 MHz  
Designed for data-communications clock management  
applications, the large fanout from a single input reduces loading  
on the input clock.  
Single input configurable for LVDS, LVPECL, or LVTTL  
8 pair of LVPECL outputs  
The CY2DP818 is ideal for both level translations from single  
ended to LVPECL and/or for the distribution of LVPECL based  
clock signals.  
Drives a 50 ohm load  
Low input capacitance  
The Cypress CY2DP818 has configurable input functions. The  
input is user configurable via the InConfig pin for single ended or  
differential input.  
Low output skew  
Low propagation delay (tpd = 4 ns, typical)  
Commercial and Industrial temperature ranges  
38-pin TSSOP Package  
Logic Block Diagram  
Q1A  
Q1B  
Q2A  
Q2B  
Q3A  
Q3B  
INPUT  
(LVPECL / LVDS / LVTTL)  
Q4A  
Q4B  
INPUT A  
INPUT B  
Q5A  
Q5B  
InConfig  
Q6A  
Q6B  
Q7A  
Q7B  
Q8A  
Q8B  
OUTPUT  
(LVPECL)  
Cypress Semiconductor Corporation  
Document Number: 38-07061 Rev. *D  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised August 20, 2012  

与CY2DP818ZXI相关器件

型号 品牌 获取价格 描述 数据表
CY2DP818ZXI-2 CYPRESS

获取价格

1:8 Clock Fanout Buffer
CY2DP818ZXI-2T CYPRESS

获取价格

1:8 Clock Fanout Buffer
CY2DP8520AL CYPRESS

获取价格

Bus Driver, 1-Func, 20-Bit, Complementary Output, CMOS, PQFP176, MS-026, LPQFP-176
CY2E11S-20.000 CRYSTEKMICROWAVE

获取价格

Quartz Crystal Leaded HC49 Crystal
CY2E11T-20.000 CRYSTEKMICROWAVE

获取价格

Quartz Crystal Leaded HC49 Crystal
CY2E11V-20.000 CRYSTEKMICROWAVE

获取价格

Quartz Crystal Leaded HC49 Crystal
CY2E13S-20.000 CRYSTEKMICROWAVE

获取价格

Quartz Crystal Leaded HC49 Crystal
CY2E13T-20.000 CRYSTEKMICROWAVE

获取价格

Quartz Crystal Leaded HC49 Crystal
CY2E13V-20.000 CRYSTEKMICROWAVE

获取价格

Quartz Crystal Leaded HC49 Crystal
CY2E21S-20.000 CRYSTEKMICROWAVE

获取价格

Quartz Crystal Leaded HC49 Crystal