5秒后页面跳转
CY28408ZC PDF预览

CY28408ZC

更新时间: 2024-11-12 04:38:03
品牌 Logo 应用领域
SPECTRALINEAR 时钟
页数 文件大小 规格书
18页 158K
描述
Clock Synthesizer with Differential CPU Outputs

CY28408ZC 数据手册

 浏览型号CY28408ZC的Datasheet PDF文件第2页浏览型号CY28408ZC的Datasheet PDF文件第3页浏览型号CY28408ZC的Datasheet PDF文件第4页浏览型号CY28408ZC的Datasheet PDF文件第5页浏览型号CY28408ZC的Datasheet PDF文件第6页浏览型号CY28408ZC的Datasheet PDF文件第7页 
CY28408  
Clock Synthesizer with Differential CPU Outputs  
• Six copies of 3V66 clocks  
Features  
• SMBus support with read back capabilities  
• Compatible to Intel® CK 408 Mobile Clock Synthesizer  
• Support Intel P4 and Brookdale CPU  
• Specifications  
• Spread Spectrum electromagnetic interference (EMI)  
reduction  
• Dial-A-Frequency® features  
• 3.3V power supply  
• Dial-A-dB¥ features  
• Three differential CPU clocks  
Ten copies of PCI clocks  
• 56-pin TSSOP package  
Table 1. Frequency Table[1]  
S2  
1
S1  
0
S0  
0
CPU(0:2)  
100 MHz  
133 MHz  
3V66  
PCI_PCIF  
33 MHz  
33 MHz  
Reserved  
33 MHz  
33 MHz  
33 MHz  
Reserved  
33 MHz  
Hi-Z  
REF  
USB/DOT  
48 MHz  
66 MHz  
66 MHz  
14.318 MHz  
14.318 MHz  
1
0
1
48 MHz  
1
1
0
1
1
1
166 MHz  
66 MHz  
66 MHz  
66 MHz  
66 MHz  
14.318 MHz  
14.318 MHz  
14.318 MHz  
48 MHz  
48 MHz  
48 MHz  
0
0
0
0
0
1
100 MHz  
0
1
0
0
1
1
133 MHz  
Hi-Z  
66 MHz  
Hi-Z  
14.318 MHz  
Hi-Z  
48 MHz  
Hi-Z  
M
M
0
0
0
1
TCLK/2  
TCLK/4  
TCLK/8  
TCLK  
TCLK/2  
Pin Configuration  
Block Diagram  
1
2
3
4
5
6
7
8
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
REF  
S1  
S0  
CPU_STP#  
CPUT0  
CPUC0  
VDD  
CPUT1  
CPUC1  
VSS  
VDD  
XIN  
XOUT  
VSS  
PCIF0  
PCIF1  
PCIF2  
VDD  
VSS  
PCI0  
XIN  
XOUT  
REF  
CPUT(0:2)  
CPUC(0:2)  
PLL1  
CPU_STP#  
IREF  
VSSIREF  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
3V66_0  
S(0:2)  
VDD  
EPCI1/PCI1  
PCI2  
EPCI3/PCI3  
VDD  
VSS  
CPUT2  
CPUC2  
MULT0  
IREF  
VSSIREF  
S2  
48M_USB  
48M_DOT  
VDD  
3V66_1/VCH  
MULT0  
VTT_PWRGD#  
PCI_STP#  
/2  
PCI(0:6)  
PCI4  
PCI5  
PCI6  
VDD  
VSS  
3V66_2  
3V66_3  
3V66_4  
3V66_5  
PD#  
PCI_F(0:2)  
48M_USB  
48M_DOT  
PLL2  
VSS  
WD  
Logic  
PD#  
3V66_1/VCH  
PCI_STP#  
3V66_0  
VDD  
VSS  
SCLK  
SDATA  
I2C  
Logic  
SDATA  
SCLK  
3V66[2:5]  
VDDA  
VSSA  
VTT_PWRGD#  
Power  
Up Logic  
VDDA  
Note:  
1. TCLK is a test clock driven on the XTAL_IN input during test mode. M = driven to a level between 1.0V and 1.8V. If the S2 pin is at a M level during power-up, an  
0 state will be latched into the device’s internal state register.  
Rev 1.0, November 20, 2006  
Page 1 of 18  
2200 Laurelwood Road, Santa Clara, CA 95054  
Tel:(408) 855-0555 Fax:(408) 855-0550  
www.SpectraLinear.com  

与CY28408ZC相关器件

型号 品牌 获取价格 描述 数据表
CY28408ZCT CYPRESS

获取价格

Clock Synthesizer with Differential CPU Outputs
CY28408ZCT SPECTRALINEAR

获取价格

Clock Synthesizer with Differential CPU Outputs
CY28409 SPECTRALINEAR

获取价格

Clock Synthesizer with Differential SRC and CPU Outputs
CY28409 CYPRESS

获取价格

Clock Synthesizer with Differential SRC and CPU Outputs
CY28409_06 CYPRESS

获取价格

Clock Synthesizer with Differential SRC and CPU Outputs
CY28409OC SPECTRALINEAR

获取价格

Clock Synthesizer with Differential SRC and CPU Outputs
CY28409OC CYPRESS

获取价格

Clock Synthesizer with Differential SRC and CPU Outputs
CY28409OCT CYPRESS

获取价格

Clock Synthesizer with Differential SRC and CPU Outputs
CY28409OCT SPECTRALINEAR

获取价格

Clock Synthesizer with Differential SRC and CPU Outputs
CY28409OCXT SPECTRALINEAR

获取价格

Clock Synthesizer with Differential SRC and CPU Outputs