5秒后页面跳转
CY28347 PDF预览

CY28347

更新时间: 2024-09-22 22:50:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 双倍数据速率时钟
页数 文件大小 规格书
22页 189K
描述
Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems

CY28347 数据手册

 浏览型号CY28347的Datasheet PDF文件第2页浏览型号CY28347的Datasheet PDF文件第3页浏览型号CY28347的Datasheet PDF文件第4页浏览型号CY28347的Datasheet PDF文件第5页浏览型号CY28347的Datasheet PDF文件第6页浏览型号CY28347的Datasheet PDF文件第7页 
CY28347  
Universal Single-chip Clock Solution  
for VIA P4M266/KM266 DDR Systems  
Features  
Table 1. Frequency Selection Table  
FS(3:0)  
0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111  
1000  
1001  
1010  
1011  
1100  
1101  
1110  
1111  
CPU  
66.80  
AGP  
66.80  
66.80  
60.00  
66.67  
72.00  
70.00  
64.00  
70.00  
77.00  
73.33  
60.00  
60.00  
60.00  
66.67  
66.67  
66.67  
PCI  
• Supports VIA P4M266/KM266 chipsets  
• Supports Pentium® 4, Athlon processors  
Supports two DDR DIMMS  
33.40  
33.40  
30.00  
33.33  
36.00  
35.00  
32.00  
35.00  
38.50  
36.67  
30.00  
30.00  
30.00  
33.33  
33.33  
33.33  
100.20  
120.00  
133.33  
72.00  
105.00  
160.00  
140.00  
77.00  
110.00  
180.00  
150.00  
90.00  
100.00  
200.00  
133.33  
Provides  
Two different programmable CPU clock pairs  
Six differential DDR SDRAM pairs  
Two low-skew/low-jitter AGP clocks  
Six low-skew/low-jitter PCI clocks  
One 48M output for USB  
One programmable 24M or 48M for SIO  
Dial-a-Frequency and Dial-a-dB features  
SpreadSpectrumforbestelectromagneticinterference  
(EMI) reduction  
SMBus-compatible for programmability  
56-pin SSOP and TSSOP packages  
[1]  
Block Diagram  
Pin Configuration  
VDDR  
1
2
3
4
5
6
7
8
56  
*FS0/REF0  
VSSR  
XIN  
XOUT  
VDDAGP  
VTTPWRGD#/REF1  
VDDR  
VSSC  
CPUT/CPUOD_T  
CPUC/CPUOD_C  
VDDC  
XIN  
REF(0:1)  
XTAL  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
XOUT  
REF0  
VDDI  
CPUCS_T  
CPUCS_C  
*MODE/AGP0  
*SELP4_K7#/AGP1  
*PCI_STP#  
VSSAGP  
**FS1/PCI_F  
PCI1  
*MULTSEL/PCI2  
VSSPCI  
PCI3  
FS0  
VDDC  
SELP4_K7#  
CPUT/CPU0D_T  
CPUC/CPU0D_C  
VDDI  
PCI_STP#  
PLL1  
CPUCS_C  
CPUCS_T  
VSSI  
CPU_STP#  
PD#  
9
VDDPCI  
FS2  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
PCI(3:5)  
PCI_F  
MULTSEL  
PCI2  
FS3 FS1  
FBOUT  
BUF_IN  
DDRT0  
DDRC0  
DDRT1  
DDRC1  
VDDD  
PCI4  
VDDPCI  
PCI5  
PCI1  
VDDAGP  
AGP(0:1)  
*CPU_STP#  
VSSD  
VSS48M  
**FS3/48M  
**FS2/24_48M  
VDD48M  
DDRT2  
DDRC2  
DDRT3  
DDRC3  
VDDD  
VSSD  
DDRT4  
DDRC4  
DDRT5  
DDRC5  
VDD48M  
48M  
SDATA  
SCLK  
SMBus  
PLL2  
/ 2  
VDD  
VSS  
IREF  
*PD#  
SCLK  
SDATA  
24_48M  
SELSDR_DDR#  
VDDD  
FBOUT  
S2D  
CONVERT  
DDRT(0:5)  
DDRC(0:5)  
BUF_IN  
Note:  
1. Pins marked with [*] have internal pull-up resistors. Pins marked with [**] have internal pull-down resistors.  
Cypress Semiconductor Corporation  
Document #: 38-07352 Rev. *C  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised December 26, 2002  

与CY28347相关器件

型号 品牌 获取价格 描述 数据表
CY28347OC SPECTRALINEAR

获取价格

Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347OC CYPRESS

获取价格

Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347OCT CYPRESS

获取价格

Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347OCT SPECTRALINEAR

获取价格

Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347ZC SPECTRALINEAR

获取价格

Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347ZC CYPRESS

获取价格

Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347ZCT CYPRESS

获取价格

Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347ZCT SPECTRALINEAR

获取价格

Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28349 SPECTRALINEAR

获取价格

FTG for Intel㈢ Pentium㈢ 4 CPU and Chipsets
CY28349B SPECTRALINEAR

获取价格

FTG for Intel㈢ Pentium㈢ 4 CPU and Chipsets