5秒后页面跳转
CY28339ZXC PDF预览

CY28339ZXC

更新时间: 2024-11-18 03:15:55
品牌 Logo 应用领域
SPECTRALINEAR 晶体外围集成电路光电二极管手机时钟
页数 文件大小 规格书
17页 160K
描述
Intel CK408 Mobile Clock Synthesizer

CY28339ZXC 数据手册

 浏览型号CY28339ZXC的Datasheet PDF文件第2页浏览型号CY28339ZXC的Datasheet PDF文件第3页浏览型号CY28339ZXC的Datasheet PDF文件第4页浏览型号CY28339ZXC的Datasheet PDF文件第5页浏览型号CY28339ZXC的Datasheet PDF文件第6页浏览型号CY28339ZXC的Datasheet PDF文件第7页 
CY28339  
Intel£ CK408 Mobile Clock Synthesizer  
Features  
• Compliant with Intel® CK 408 rev 1.1 Mobile Clock  
Synthesizer specifications  
• One VCH clock  
• One reference clock at 14.318 MHz  
• SMBus support with read-back capabilities  
• 3.3V power supply  
• Two differential CPU clocks  
• Ideal Lexmark profile Spread Spectrum electromag-  
netic interference (EMI) reduction  
• Nine copies of PCI clocks  
• Three copies configurable PCI free-running clocks  
• Two 48 MHz clocks (USB, DOT)  
• Five/six copies of 3V66 clocks  
• Dial-a-Frequency™ features  
• Dial-a-dB™ features  
• 48-pin TSSOP package  
Table 1. Frequency Table[1]  
66BUFF(0:2)/  
3V66(0:4)  
66IN  
S2  
1
S1 CPU (1:2)  
3V66  
66M  
66IN/3V66–5  
66-MHz clock input  
66-MHZ clock input  
66M  
PCIF, PCI  
66IN/2  
66IN/2  
33 M  
REF  
USB/ DOT  
48M  
0
1
0
1
0
100M  
133M  
14.318M  
14.318M  
14.318M  
14.318M  
TCLK  
1
66M  
66IN  
48M  
0
100M  
66M  
66M  
48M  
0
133M  
66M  
66M  
66M  
33 M  
48M  
M
TCLK/2  
TCLK/4  
TCLK/4  
TCLK/4  
TCLK/8  
TCLK/2  
Block Diagram  
Pin Configuration  
VDD_REF  
X1  
X2  
XTAL  
OSC  
PWR  
REF  
Top View  
PLL Ref Freq  
VDD_REF  
XIN  
XOUT  
1
2
3
4
48  
47  
46  
45  
44  
43  
42  
REF  
S1  
Divider  
PLL 1  
GND_REF  
PCI7  
Network  
CPU_STOP#  
VDD_CPU  
CPUT1:2  
Stop  
Clock  
Control  
PWR  
Gate  
PCI8  
PCIF  
VDD_CPU  
CPUT1  
5
6
S1:2  
VTT_PWRGD##  
CPU_STOP#  
CPUC1:2  
GND_PCI  
PCI0  
CPUC1  
7
VDD_PCI  
PCIF  
GND_CPU  
41  
40  
39  
38  
37  
36  
35  
8
PWR  
PCI1  
VDD_CPU  
CPUT2  
9
PCI0:2  
PCI4:8  
Stop  
Clock  
Control  
PCI2  
10  
11  
VDD_PCI  
PCI4  
CPUC2  
IREF  
12  
13  
PCI_STOP#  
PD#  
PCI5  
PCI6  
S2  
/2  
VDD_3V66  
3V66_0:1  
USB_48MHz  
14  
15  
16  
17  
18  
PWR  
34  
33  
VDD_3V66  
GND_3V66  
DOT_48MHz  
3V66_2:4/  
66BUFF0:2  
VDD_48 MHz  
GND_48 MHz  
PWR  
3V66_5/ 66IN  
32  
31  
30  
66BUFF0/3V66_2  
66BUFF1/3V66_3  
66BUFF2/3V66_4  
3V66_1/VCH  
19  
20  
21  
22  
23  
24  
PCI_STOP#  
3V66_0  
66IN/3V66_5  
VDD_48MHz  
USB (48MHz)  
29  
28  
27  
26  
PLL 2  
PWR  
PD#  
VDD_3V66  
VDD_CORE  
DOT (48MHz)  
GND_3V66  
SCLK  
GND_CORE  
VCH_CLK/ 3V66_1  
VTT_PWRGD#  
SDATA  
25  
SDATA  
SCLK  
SMBus  
Logic  
Note:  
1. TCLK is a test clock driven on the XTAL_IN input during test mode. M = driven to a level between 1.0V and 1.8V. If the S2 pin is at a M level during power-up, a  
0 state will be latched into the device’s internal state register.  
Rev 1.0, November 25, 2006  
Page 1 of 17  
2200 Laurelwood Road, Santa Clara, CA 95054  
Tel:(408) 855-0555 Fax:(408) 855-0550  
www.SpectraLinear.com  

与CY28339ZXC相关器件

型号 品牌 获取价格 描述 数据表
CY28339ZXCT SILICON

获取价格

Processor Specific Clock Generator, 133MHz, CMOS, PDSO48, 0.240 INCH, LEAD FREE, TSSOP2-48
CY28341 SPECTRALINEAR

获取价格

Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28341 CYPRESS

获取价格

Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28341-2 SPECTRALINEAR

获取价格

Universal Clock Chip for VIA⑩P4M/KT/KM400 DDR
CY28341-2 CYPRESS

获取价格

Universal Clock Chip for VIA P4M/KT/KM400 DDR Systems
CY28341-2_05 CYPRESS

获取价格

Universal Clock Chip for VIA⑩P4M/KT/KM400 DDR
CY28341-3 SPECTRALINEAR

获取价格

Universal Clock Chip for VIA⑩P4M/KT/KM400A DD
CY28341-3 CYPRESS

获取价格

Universal Clock Chip for VIA⑩P4M/KT/KM400A DD
CY28341OC SPECTRALINEAR

获取价格

Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28341OC CYPRESS

获取价格

Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems