5秒后页面跳转
CY25023SXC-1 PDF预览

CY25023SXC-1

更新时间: 2024-09-29 14:41:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
6页 206K
描述
Clock Generator, 52MHz, CMOS, PDSO8, 0.150 INCH, MS-012, SOIC-8

CY25023SXC-1 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:0.150 INCH, MS-012, SOIC-8针数:8
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.74
Is Samacsys:NJESD-30 代码:R-PDSO-G8
长度:4.889 mm端子数量:8
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:52 MHz封装主体材料:PLASTIC/EPOXY
封装代码:LSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, LOW PROFILE主时钟/晶体标称频率:16.384 MHz
认证状态:Not Qualified座面最大高度:1.549 mm
最大供电电压:3.45 V最小供电电压:3.13 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:3.8989 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

CY25023SXC-1 数据手册

 浏览型号CY25023SXC-1的Datasheet PDF文件第2页浏览型号CY25023SXC-1的Datasheet PDF文件第3页浏览型号CY25023SXC-1的Datasheet PDF文件第4页浏览型号CY25023SXC-1的Datasheet PDF文件第5页浏览型号CY25023SXC-1的Datasheet PDF文件第6页 
CY25023  
SpreadSpectrumClockGeneratorforEMI  
Reduction  
Features  
Benefits  
SSCLK frequency: 52.0 MHz  
Services most PC peripherals, networking, and consumer  
applications.  
Spread spectrum output with nominal 31.5 kHz modulation  
frequency  
Center spread: ±1.0%  
Provideselectromagneticinterference(EMI)reduction,tomeet  
regulatory agency electromagnetic compliance (EMC) require-  
ments.  
Input frequency  
External clock or crystal: 16.384 MHz  
Eliminates the need for expensive and difficult to use overtone  
crystals.  
Integrated phase-locked loop (PLL)  
Low cycle to cycle jitter  
InternalPLLtogenerateupto200MHzoutput.Abletogenerate  
custom frequencies from an external crystal or a driven source.  
3.3V operation  
Suitable for most PC, consumer, and networking applications.  
Application compatibility in standard and low power systems.  
Spread spectrum on and off function  
Output enable function  
Provides ability to enable or disable spread spectrum with an  
external pin.  
Enables output clocks to High-Z state.  
Logic Block Diagram  
XIN/CLKIN  
XOUT  
1
8
OSC.  
CXIN  
PLL  
with  
CXOUT  
Modulation Control  
Output  
Dividers  
and  
6
NC  
Programmable Configuration  
MUX  
5
SSCLK  
OE  
3
7
SSON  
2
4
VDD VSS  
Cypress Semiconductor Corporation  
Document #: 38-07522 Rev. *A  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised May 16, 2008  
[+] Feedback  

与CY25023SXC-1相关器件

型号 品牌 获取价格 描述 数据表
CY2502SC CYPRESS

获取价格

PLL Based Clock Driver, 2502 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 0.150
CY2502SCT CYPRESS

获取价格

PLL Based Clock Driver, 2502 Series, 1 True Output(s), 0 Inverted Output(s), PDSO8, 0.150
CY2509 CYPRESS

获取价格

Spread Aware, Ten/Eleven Output Zero Delay Buffer
CY2509_05 CYPRESS

获取价格

Spread Aware⑩, Ten/Eleven Output Zero Delay B
CY2509_09 CYPRESS

获取价格

Spread Aware Ten/Eleven Output Zero Delay Buffer
CY2509_11 CYPRESS

获取价格

Spread Aware™, Ten/Eleven Output Zero Delay
CY2509ZC-1 CYPRESS

获取价格

Spread Aware, Ten/Eleven Output Zero Delay Buffer
CY2509ZC-1T CYPRESS

获取价格

Spread Aware⑩, Ten/Eleven Output Zero Delay B
CY2509ZXC-1 CYPRESS

获取价格

Spread Aware⑩, Ten/Eleven Output Zero Delay B
CY2509ZXC-1T CYPRESS

获取价格

Spread Aware Ten/Eleven Output Zero Delay Buffer