5秒后页面跳转
CY23FS08OXI-04 PDF预览

CY23FS08OXI-04

更新时间: 2024-09-16 03:12:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 晶体时钟发生器微控制器和处理器外围集成电路光电二极管
页数 文件大小 规格书
11页 315K
描述
FailSafe⑩ 1.8V Zero Delay Buffer

CY23FS08OXI-04 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SSOP包装说明:5.30 MM, LEAD FREE, SSOP-28
针数:28Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.75Is Samacsys:N
JESD-30 代码:R-PDSO-G28JESD-609代码:e3
长度:10.2 mm湿度敏感等级:3
端子数量:28最高工作温度:85 °C
最低工作温度:-40 °C最大输出时钟频率:133 MHz
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
主时钟/晶体标称频率:25 MHz认证状态:Not Qualified
座面最大高度:2 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:5.3 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHERBase Number Matches:1

CY23FS08OXI-04 数据手册

 浏览型号CY23FS08OXI-04的Datasheet PDF文件第2页浏览型号CY23FS08OXI-04的Datasheet PDF文件第3页浏览型号CY23FS08OXI-04的Datasheet PDF文件第4页浏览型号CY23FS08OXI-04的Datasheet PDF文件第5页浏览型号CY23FS08OXI-04的Datasheet PDF文件第6页浏览型号CY23FS08OXI-04的Datasheet PDF文件第7页 
CY23FS08-04  
FailSafe™ 1.8V Zero Delay Buffer  
Features  
Functional Description  
Internal DCXO for continuous glitch free operation  
Zero input-output propagation delay  
Low output cycle-to-cycle jitter (<46 ps RMS)  
Low output-output skew (<200 ps)  
3.84 MHz reference input  
The CY23FS08-04 is a FailSafe Zero Delay Buffer with two  
reference clock inputs and eight phase aligned outputs. The  
device provides an optimum solution for applications where  
continuous operation is required in the event of a primary clock  
failure.  
Continuous, glitch free operation is achieved by using a DCXO  
that serves as a redundant clock source in the event of a  
reference clock failure by maintaining the last frequency and  
phase information of the reference clock.  
Supports industry standard input crystals  
Up to 133 MHz (industrial) outputs  
Phase-locked loop (PLL) bypass mode  
Dual reference inputs  
The unique feature of the CY23FS08-04 is that the DCXO is in  
fact, the primary clocking source, that is synchronized (phase  
aligned) to the external reference clock. When this external clock  
is restored, the DCXO automatically resynchronizes to the  
external clock.  
28-pin SSOP  
The frequency of the crystal that is connected to the DCXO is  
chosen as an integer factor of the frequency of the reference  
clock. This factor is set by four select lines: S[4:1]. For more  
information, see Table 2 on page 3. The CY23FS08-04 has three  
split power supplies; one for core, another for Bank A outputs,  
and the third for Bank B outputs. Each output power supply,  
except VDDC is connected to 1.8V. VDDC is the power supply  
pin for internal circuits and is connected to 3.3V.  
1.8V output power supplies  
3.3V core power supply  
Industrial temperature  
Logic Block Diagram  
XIN XOUT  
REFSEL  
DCXO  
REF1  
4
CLKA[1:4]  
FailsafeTM  
REF2  
PLL  
4
Block  
CLKB[1:4]  
FBK  
Decoder  
FAIL# /SAFE  
4
S[4:1]  
Cypress Semiconductor Corporation  
Document Number: 001-17042 Rev. **  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised September 20, 2007  
[+] Feedback  

与CY23FS08OXI-04相关器件

型号 品牌 获取价格 描述 数据表
CY23FS08OXI-04T CYPRESS

获取价格

FailSafe⑩ 1.8V Zero Delay Buffer
CY23FS08OXI-06T CYPRESS

获取价格

Clock Generator, 133MHz, CMOS, PDSO28, SSOP-28
CY23FS08OXIT CYPRESS

获取价格

Failsafe⑩ 2.5V/ 3.3V Zero Delay Buffer
CY23S02 CYPRESS

获取价格

Spread Aware, Frequency Multiplier and Zero Delay Buffer
CY23S02_05 CYPRESS

获取价格

Spread Aware⑩, Frequency Multiplier and Zero
CY23S02_12 CYPRESS

获取价格

Spread Aware™, Frequency Multiplier, and Ze
CY23S02-01SC CYPRESS

获取价格

Spread Aware, Frequency Multiplier and Zero Delay Buffer
CY23S02-01SI CYPRESS

获取价格

Spread Aware, Frequency Multiplier and Zero Delay Buffer
CY23S02SC CYPRESS

获取价格

Clock Driver, PDSO8
CY23S02SC-01 CYPRESS

获取价格

Clock Driver, PDSO8