5秒后页面跳转
CY14E102L-ZS20XIT PDF预览

CY14E102L-ZS20XIT

更新时间: 2024-11-18 06:51:31
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
21页 617K
描述
2-Mbit (256K x 8/128K x 16) nvSRAM

CY14E102L-ZS20XIT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2, TSOP44,.46,32
针数:44Reach Compliance Code:compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.84Is Samacsys:N
最长访问时间:20 nsJESD-30 代码:R-PDSO-G44
JESD-609代码:e4长度:18.415 mm
内存密度:2097152 bit内存集成电路类型:NON-VOLATILE SRAM
内存宽度:8混合内存类型:N/A
湿度敏感等级:3功能数量:1
端子数量:44字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:256KX8封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装等效代码:TSOP44,.46,32
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
座面最大高度:1.194 mm最大待机电流:0.003 A
子类别:SRAMs最大压摆率:0.07 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:10.16 mm
Base Number Matches:1

CY14E102L-ZS20XIT 数据手册

 浏览型号CY14E102L-ZS20XIT的Datasheet PDF文件第2页浏览型号CY14E102L-ZS20XIT的Datasheet PDF文件第3页浏览型号CY14E102L-ZS20XIT的Datasheet PDF文件第4页浏览型号CY14E102L-ZS20XIT的Datasheet PDF文件第5页浏览型号CY14E102L-ZS20XIT的Datasheet PDF文件第6页浏览型号CY14E102L-ZS20XIT的Datasheet PDF文件第7页 
ADVANCE  
CY14E102L, CY14E102N  
2-Mbit (256K x 8/128K x 16) nvSRAM  
Features  
Functional Description  
15 ns, 20 ns, 25 ns, and 45 ns access times  
The Cypress CY14E102L/CY14E102N is a fast static RAM, with  
a nonvolatile element in each memory cell. The memory is  
Internally organized as 256K x 8 (CY14E102L) or 128K x 16  
(CY14E102N)  
organized as 256K words of 8 bits each or 128K words of 16 bits  
each. The embedded nonvolatile elements incorporate  
QuantumTrap technology, producing the world’s most reliable  
nonvolatile memory. The SRAM provides infinite read and write  
cycles, while independent nonvolatile data reside in the highly  
reliable QuantumTrap cell. Data transfers from the SRAM to the  
nonvolatile elements (the STORE operation) takes place  
automatically at power down. On power up, data is restored to  
the SRAM (the RECALL operation) from the nonvolatile memory.  
Both the STORE and RECALL operations are also available  
under software control.  
Hands off automatic STORE on power down with only a small  
capacitor  
STORE to QuantumTrapnonvolatile elements initiated by  
software, device pin, or AutoStoreon power down  
RECALL to SRAM initiated by software or power up  
Infinite read, write, and recall cycles  
200,000 STORE cycles to QuantumTrap  
20 year data retention  
Single 5V +10% operation  
Commercial and Industrial temperatures  
48-pin FBGA, 44 and 54-pin TSOP II packages  
Pb-free and RoHS compliance  
Logic Block Diagram  
V
V
CC  
CAP  
[1]  
A - A  
Address  
0
17  
[1]  
DQ0 - DQ7  
CE  
OE  
CY14E102L  
CY14E102N  
WE  
HSB  
BHE  
BLE  
V
SS  
Note  
1. Address A - A and Data DQ0 - DQ7 for x8 configuration, Address A - A and Data DQ0 - DQ15 for x16 configuration.  
0
17  
0
16  
Cypress Semiconductor Corporation  
Document Number: 001-45755 Rev. *A  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised June 27, 2008  
[+] Feedback  

与CY14E102L-ZS20XIT相关器件

型号 品牌 获取价格 描述 数据表
CY14E102L-ZS25XCT CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM
CY14E102L-ZS25XI CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM
CY14E102L-ZS25XIT CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM
CY14E102L-ZS45XCT CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM
CY14E102L-ZS45XI CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM
CY14E102L-ZS45XIT CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM
CY14E102L-ZSP15XCT CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM
CY14E102L-ZSP15XI CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM
CY14E102L-ZSP15XIT CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM
CY14E102L-ZSP20XCT CYPRESS

获取价格

2-Mbit (256K x 8/128K x 16) nvSRAM